Skip to content
Snippets Groups Projects
Commit fa6a3465 authored by dawehr's avatar dawehr
Browse files

Flying, not testing. Some BSP shuffling.

parent 0f966aea
No related branches found
No related tags found
No related merge requests found
Expand all Hide whitespace changes
Inline Side-by-side
Showing
with 180 additions and 9798 deletions
quad/xsdk_workspace/.gitignore
+ 4
− 1
View file @ fa6a3465
......@@ -5,4 +5,7 @@ system_bsp/ps7_cortexa9_0/
system_bsp/libgen.log
zybo_fsbl_bsp/ps7_cortexa9_0/
zybo_fsbl_bsp/libgen.log
TAGS
\ No newline at end of file
zybo_fsbl/Release
zybo_fsbl/Debug
zybo_fsbl/bootimage
TAGS
quad/xsdk_workspace/real_quad/src/main.c
+ 3
− 3
View file @ fa6a3465
......@@ -4,7 +4,7 @@
#include "type_def.h"
#include "platform.h"
#define RUN_TESTS
//#define RUN_TESTS
int setup_hardware(hardware_t *hardware) {
hardware->rc_receiver = create_zybo_rc_receiver();
......@@ -33,9 +33,9 @@ int main()
//test_zybo_i2c_imu();
//test_zybo_i2c_px4flow();
//test_zybo_i2c_lidar();
test_zybo_i2c_all();
//test_zybo_i2c_all();
//test_zybo_rc_receiver();
//test_zybo_motors();
test_zybo_motors();
//test_zybo_uart();
//test_zybo_axi_timer();
//test_zybo_uart();
......
quad/xsdk_workspace/system_bsp/.cproject
+ 2
− 2
View file @ fa6a3465
......@@ -3,8 +3,8 @@
<cproject storage_type_id="org.eclipse.cdt.core.XmlProjectDescriptionStorage">
<storageModule moduleId="org.eclipse.cdt.core.settings">
<cconfiguration id="org.eclipse.cdt.core.default.config.2078347332">
<storageModule buildSystemId="org.eclipse.cdt.core.defaultConfigDataProvider" id="org.eclipse.cdt.core.default.config.2078347332" moduleId="org.eclipse.cdt.core.settings" name="Configuration">
<cconfiguration id="org.eclipse.cdt.core.default.config.946402869">
<storageModule buildSystemId="org.eclipse.cdt.core.defaultConfigDataProvider" id="org.eclipse.cdt.core.default.config.946402869" moduleId="org.eclipse.cdt.core.settings" name="Configuration">
<externalSettings/>
<extensions/>
</storageModule>
......
quad/xsdk_workspace/system_bsp/system.mss
+ 2
− 2
View file @ fa6a3465
......@@ -6,8 +6,8 @@ BEGIN OS
PARAMETER OS_NAME = standalone
PARAMETER OS_VER = 3.11.a
PARAMETER PROC_INSTANCE = ps7_cortexa9_0
PARAMETER STDIN = ps7_uart_0
PARAMETER STDOUT = ps7_uart_0
PARAMETER STDIN = ps7_uart_1
PARAMETER STDOUT = ps7_uart_1
END
......
quad/xsdk_workspace/zybo_fsbl/.cproject
+ 69
− 69
View file @ fa6a3465
This diff is collapsed.
quad/xsdk_workspace/zybo_fsbl/.gitignore deleted 100644 → 0
+ 0
− 5
View file @ 0f966aea
*.o
*.d
*.elf
*.size
bootimage/
\ No newline at end of file
quad/xsdk_workspace/zybo_fsbl/src/ps7_init.c
+ 90
− 90
View file @ fa6a3465
......@@ -2512,23 +2512,23 @@ unsigned long ps7_mio_init_data_1_0[] = {
// .. L2_SEL = 0
// .. ==> 0XF8000730[4:3] = 0x00000000U
// .. ==> MASK : 0x00000018U VAL : 0x00000000U
// .. L3_SEL = 0
// .. ==> 0XF8000730[7:5] = 0x00000000U
// .. ==> MASK : 0x000000E0U VAL : 0x00000000U
// .. L3_SEL = 2
// .. ==> 0XF8000730[7:5] = 0x00000002U
// .. ==> MASK : 0x000000E0U VAL : 0x00000040U
// .. Speed = 0
// .. ==> 0XF8000730[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
// .. IO_Type = 3
// .. ==> 0XF8000730[11:9] = 0x00000003U
// .. ==> MASK : 0x00000E00U VAL : 0x00000600U
// .. PULLUP = 0
// .. ==> 0XF8000730[12:12] = 0x00000000U
// .. ==> MASK : 0x00001000U VAL : 0x00000000U
// .. PULLUP = 1
// .. ==> 0XF8000730[12:12] = 0x00000001U
// .. ==> MASK : 0x00001000U VAL : 0x00001000U
// .. DisableRcvr = 0
// .. ==> 0XF8000730[13:13] = 0x00000000U
// .. ==> MASK : 0x00002000U VAL : 0x00000000U
// ..
EMIT_MASKWRITE(0XF8000730, 0x00003FFFU ,0x00000600U),
EMIT_MASKWRITE(0XF8000730, 0x00003FFFU ,0x00001640U),
// .. TRI_ENABLE = 0
// .. ==> 0XF8000734[0:0] = 0x00000000U
// .. ==> MASK : 0x00000001U VAL : 0x00000000U
......@@ -2541,23 +2541,23 @@ unsigned long ps7_mio_init_data_1_0[] = {
// .. L2_SEL = 0
// .. ==> 0XF8000734[4:3] = 0x00000000U
// .. ==> MASK : 0x00000018U VAL : 0x00000000U
// .. L3_SEL = 0
// .. ==> 0XF8000734[7:5] = 0x00000000U
// .. ==> MASK : 0x000000E0U VAL : 0x00000000U
// .. L3_SEL = 2
// .. ==> 0XF8000734[7:5] = 0x00000002U
// .. ==> MASK : 0x000000E0U VAL : 0x00000040U
// .. Speed = 0
// .. ==> 0XF8000734[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
// .. IO_Type = 3
// .. ==> 0XF8000734[11:9] = 0x00000003U
// .. ==> MASK : 0x00000E00U VAL : 0x00000600U
// .. PULLUP = 0
// .. ==> 0XF8000734[12:12] = 0x00000000U
// .. ==> MASK : 0x00001000U VAL : 0x00000000U
// .. PULLUP = 1
// .. ==> 0XF8000734[12:12] = 0x00000001U
// .. ==> MASK : 0x00001000U VAL : 0x00001000U
// .. DisableRcvr = 0
// .. ==> 0XF8000734[13:13] = 0x00000000U
// .. ==> MASK : 0x00002000U VAL : 0x00000000U
// ..
EMIT_MASKWRITE(0XF8000734, 0x00003FFFU ,0x00000600U),
EMIT_MASKWRITE(0XF8000734, 0x00003FFFU ,0x00001640U),
// .. TRI_ENABLE = 0
// .. ==> 0XF8000738[0:0] = 0x00000000U
// .. ==> MASK : 0x00000001U VAL : 0x00000000U
......@@ -3767,16 +3767,16 @@ unsigned long ps7_peripherals_init_data_1_0[] = {
// .. START: SRAM/NOR SET OPMODE
// .. FINISH: SRAM/NOR SET OPMODE
// .. START: UART REGISTERS
// .. BDIV = 0x5
// .. ==> 0XE0001034[7:0] = 0x00000005U
// .. ==> MASK : 0x000000FFU VAL : 0x00000005U
// .. BDIV = 0x6
// .. ==> 0XE0001034[7:0] = 0x00000006U
// .. ==> MASK : 0x000000FFU VAL : 0x00000006U
// ..
EMIT_MASKWRITE(0XE0001034, 0x000000FFU ,0x00000005U),
// .. CD = 0x9
// .. ==> 0XE0001018[15:0] = 0x00000009U
// .. ==> MASK : 0x0000FFFFU VAL : 0x00000009U
EMIT_MASKWRITE(0XE0001034, 0x000000FFU ,0x00000006U),
// .. CD = 0x3e
// .. ==> 0XE0001018[15:0] = 0x0000003EU
// .. ==> MASK : 0x0000FFFFU VAL : 0x0000003EU
// ..
EMIT_MASKWRITE(0XE0001018, 0x0000FFFFU ,0x00000009U),
EMIT_MASKWRITE(0XE0001018, 0x0000FFFFU ,0x0000003EU),
// .. STPBRK = 0x0
// .. ==> 0XE0001000[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
......@@ -3829,16 +3829,16 @@ unsigned long ps7_peripherals_init_data_1_0[] = {
// .. ==> MASK : 0x00000001U VAL : 0x00000000U
// ..
EMIT_MASKWRITE(0XE0001004, 0x00000FFFU ,0x00000020U),
// .. BDIV = 0x5
// .. ==> 0XE0000034[7:0] = 0x00000005U
// .. ==> MASK : 0x000000FFU VAL : 0x00000005U
// .. BDIV = 0x6
// .. ==> 0XE0000034[7:0] = 0x00000006U
// .. ==> MASK : 0x000000FFU VAL : 0x00000006U
// ..
EMIT_MASKWRITE(0XE0000034, 0x000000FFU ,0x00000005U),
// .. CD = 0x9
// .. ==> 0XE0000018[15:0] = 0x00000009U
// .. ==> MASK : 0x0000FFFFU VAL : 0x00000009U
EMIT_MASKWRITE(0XE0000034, 0x000000FFU ,0x00000006U),
// .. CD = 0x3e
// .. ==> 0XE0000018[15:0] = 0x0000003EU
// .. ==> MASK : 0x0000FFFFU VAL : 0x0000003EU
// ..
EMIT_MASKWRITE(0XE0000018, 0x0000FFFFU ,0x00000009U),
EMIT_MASKWRITE(0XE0000018, 0x0000FFFFU ,0x0000003EU),
// .. STPBRK = 0x0
// .. ==> 0XE0000000[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
......@@ -6769,23 +6769,23 @@ unsigned long ps7_mio_init_data_2_0[] = {
// .. L2_SEL = 0
// .. ==> 0XF8000730[4:3] = 0x00000000U
// .. ==> MASK : 0x00000018U VAL : 0x00000000U
// .. L3_SEL = 0
// .. ==> 0XF8000730[7:5] = 0x00000000U
// .. ==> MASK : 0x000000E0U VAL : 0x00000000U
// .. L3_SEL = 2
// .. ==> 0XF8000730[7:5] = 0x00000002U
// .. ==> MASK : 0x000000E0U VAL : 0x00000040U
// .. Speed = 0
// .. ==> 0XF8000730[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
// .. IO_Type = 3
// .. ==> 0XF8000730[11:9] = 0x00000003U
// .. ==> MASK : 0x00000E00U VAL : 0x00000600U
// .. PULLUP = 0
// .. ==> 0XF8000730[12:12] = 0x00000000U
// .. ==> MASK : 0x00001000U VAL : 0x00000000U
// .. PULLUP = 1
// .. ==> 0XF8000730[12:12] = 0x00000001U
// .. ==> MASK : 0x00001000U VAL : 0x00001000U
// .. DisableRcvr = 0
// .. ==> 0XF8000730[13:13] = 0x00000000U
// .. ==> MASK : 0x00002000U VAL : 0x00000000U
// ..
EMIT_MASKWRITE(0XF8000730, 0x00003FFFU ,0x00000600U),
EMIT_MASKWRITE(0XF8000730, 0x00003FFFU ,0x00001640U),
// .. TRI_ENABLE = 0
// .. ==> 0XF8000734[0:0] = 0x00000000U
// .. ==> MASK : 0x00000001U VAL : 0x00000000U
......@@ -6798,23 +6798,23 @@ unsigned long ps7_mio_init_data_2_0[] = {
// .. L2_SEL = 0
// .. ==> 0XF8000734[4:3] = 0x00000000U
// .. ==> MASK : 0x00000018U VAL : 0x00000000U
// .. L3_SEL = 0
// .. ==> 0XF8000734[7:5] = 0x00000000U
// .. ==> MASK : 0x000000E0U VAL : 0x00000000U
// .. L3_SEL = 2
// .. ==> 0XF8000734[7:5] = 0x00000002U
// .. ==> MASK : 0x000000E0U VAL : 0x00000040U
// .. Speed = 0
// .. ==> 0XF8000734[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
// .. IO_Type = 3
// .. ==> 0XF8000734[11:9] = 0x00000003U
// .. ==> MASK : 0x00000E00U VAL : 0x00000600U
// .. PULLUP = 0
// .. ==> 0XF8000734[12:12] = 0x00000000U
// .. ==> MASK : 0x00001000U VAL : 0x00000000U
// .. PULLUP = 1
// .. ==> 0XF8000734[12:12] = 0x00000001U
// .. ==> MASK : 0x00001000U VAL : 0x00001000U
// .. DisableRcvr = 0
// .. ==> 0XF8000734[13:13] = 0x00000000U
// .. ==> MASK : 0x00002000U VAL : 0x00000000U
// ..
EMIT_MASKWRITE(0XF8000734, 0x00003FFFU ,0x00000600U),
EMIT_MASKWRITE(0XF8000734, 0x00003FFFU ,0x00001640U),
// .. TRI_ENABLE = 0
// .. ==> 0XF8000738[0:0] = 0x00000000U
// .. ==> MASK : 0x00000001U VAL : 0x00000000U
......@@ -8024,16 +8024,16 @@ unsigned long ps7_peripherals_init_data_2_0[] = {
// .. START: SRAM/NOR SET OPMODE
// .. FINISH: SRAM/NOR SET OPMODE
// .. START: UART REGISTERS
// .. BDIV = 0x5
// .. ==> 0XE0001034[7:0] = 0x00000005U
// .. ==> MASK : 0x000000FFU VAL : 0x00000005U
// .. BDIV = 0x6
// .. ==> 0XE0001034[7:0] = 0x00000006U
// .. ==> MASK : 0x000000FFU VAL : 0x00000006U
// ..
EMIT_MASKWRITE(0XE0001034, 0x000000FFU ,0x00000005U),
// .. CD = 0x9
// .. ==> 0XE0001018[15:0] = 0x00000009U
// .. ==> MASK : 0x0000FFFFU VAL : 0x00000009U
EMIT_MASKWRITE(0XE0001034, 0x000000FFU ,0x00000006U),
// .. CD = 0x3e
// .. ==> 0XE0001018[15:0] = 0x0000003EU
// .. ==> MASK : 0x0000FFFFU VAL : 0x0000003EU
// ..
EMIT_MASKWRITE(0XE0001018, 0x0000FFFFU ,0x00000009U),
EMIT_MASKWRITE(0XE0001018, 0x0000FFFFU ,0x0000003EU),
// .. STPBRK = 0x0
// .. ==> 0XE0001000[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
......@@ -8086,16 +8086,16 @@ unsigned long ps7_peripherals_init_data_2_0[] = {
// .. ==> MASK : 0x00000001U VAL : 0x00000000U
// ..
EMIT_MASKWRITE(0XE0001004, 0x00000FFFU ,0x00000020U),
// .. BDIV = 0x5
// .. ==> 0XE0000034[7:0] = 0x00000005U
// .. ==> MASK : 0x000000FFU VAL : 0x00000005U
// .. BDIV = 0x6
// .. ==> 0XE0000034[7:0] = 0x00000006U
// .. ==> MASK : 0x000000FFU VAL : 0x00000006U
// ..
EMIT_MASKWRITE(0XE0000034, 0x000000FFU ,0x00000005U),
// .. CD = 0x9
// .. ==> 0XE0000018[15:0] = 0x00000009U
// .. ==> MASK : 0x0000FFFFU VAL : 0x00000009U
EMIT_MASKWRITE(0XE0000034, 0x000000FFU ,0x00000006U),
// .. CD = 0x3e
// .. ==> 0XE0000018[15:0] = 0x0000003EU
// .. ==> MASK : 0x0000FFFFU VAL : 0x0000003EU
// ..
EMIT_MASKWRITE(0XE0000018, 0x0000FFFFU ,0x00000009U),
EMIT_MASKWRITE(0XE0000018, 0x0000FFFFU ,0x0000003EU),
// .. STPBRK = 0x0
// .. ==> 0XE0000000[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
......@@ -10716,23 +10716,23 @@ unsigned long ps7_mio_init_data_3_0[] = {
// .. L2_SEL = 0
// .. ==> 0XF8000730[4:3] = 0x00000000U
// .. ==> MASK : 0x00000018U VAL : 0x00000000U
// .. L3_SEL = 0
// .. ==> 0XF8000730[7:5] = 0x00000000U
// .. ==> MASK : 0x000000E0U VAL : 0x00000000U
// .. L3_SEL = 2
// .. ==> 0XF8000730[7:5] = 0x00000002U
// .. ==> MASK : 0x000000E0U VAL : 0x00000040U
// .. Speed = 0
// .. ==> 0XF8000730[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
// .. IO_Type = 3
// .. ==> 0XF8000730[11:9] = 0x00000003U
// .. ==> MASK : 0x00000E00U VAL : 0x00000600U
// .. PULLUP = 0
// .. ==> 0XF8000730[12:12] = 0x00000000U
// .. ==> MASK : 0x00001000U VAL : 0x00000000U
// .. PULLUP = 1
// .. ==> 0XF8000730[12:12] = 0x00000001U
// .. ==> MASK : 0x00001000U VAL : 0x00001000U
// .. DisableRcvr = 0
// .. ==> 0XF8000730[13:13] = 0x00000000U
// .. ==> MASK : 0x00002000U VAL : 0x00000000U
// ..
EMIT_MASKWRITE(0XF8000730, 0x00003FFFU ,0x00000600U),
EMIT_MASKWRITE(0XF8000730, 0x00003FFFU ,0x00001640U),
// .. TRI_ENABLE = 0
// .. ==> 0XF8000734[0:0] = 0x00000000U
// .. ==> MASK : 0x00000001U VAL : 0x00000000U
......@@ -10745,23 +10745,23 @@ unsigned long ps7_mio_init_data_3_0[] = {
// .. L2_SEL = 0
// .. ==> 0XF8000734[4:3] = 0x00000000U
// .. ==> MASK : 0x00000018U VAL : 0x00000000U
// .. L3_SEL = 0
// .. ==> 0XF8000734[7:5] = 0x00000000U
// .. ==> MASK : 0x000000E0U VAL : 0x00000000U
// .. L3_SEL = 2
// .. ==> 0XF8000734[7:5] = 0x00000002U
// .. ==> MASK : 0x000000E0U VAL : 0x00000040U
// .. Speed = 0
// .. ==> 0XF8000734[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
// .. IO_Type = 3
// .. ==> 0XF8000734[11:9] = 0x00000003U
// .. ==> MASK : 0x00000E00U VAL : 0x00000600U
// .. PULLUP = 0
// .. ==> 0XF8000734[12:12] = 0x00000000U
// .. ==> MASK : 0x00001000U VAL : 0x00000000U
// .. PULLUP = 1
// .. ==> 0XF8000734[12:12] = 0x00000001U
// .. ==> MASK : 0x00001000U VAL : 0x00001000U
// .. DisableRcvr = 0
// .. ==> 0XF8000734[13:13] = 0x00000000U
// .. ==> MASK : 0x00002000U VAL : 0x00000000U
// ..
EMIT_MASKWRITE(0XF8000734, 0x00003FFFU ,0x00000600U),
EMIT_MASKWRITE(0XF8000734, 0x00003FFFU ,0x00001640U),
// .. TRI_ENABLE = 0
// .. ==> 0XF8000738[0:0] = 0x00000000U
// .. ==> MASK : 0x00000001U VAL : 0x00000000U
......@@ -11971,16 +11971,16 @@ unsigned long ps7_peripherals_init_data_3_0[] = {
// .. START: SRAM/NOR SET OPMODE
// .. FINISH: SRAM/NOR SET OPMODE
// .. START: UART REGISTERS
// .. BDIV = 0x5
// .. ==> 0XE0001034[7:0] = 0x00000005U
// .. ==> MASK : 0x000000FFU VAL : 0x00000005U
// .. BDIV = 0x6
// .. ==> 0XE0001034[7:0] = 0x00000006U
// .. ==> MASK : 0x000000FFU VAL : 0x00000006U
// ..
EMIT_MASKWRITE(0XE0001034, 0x000000FFU ,0x00000005U),
// .. CD = 0x9
// .. ==> 0XE0001018[15:0] = 0x00000009U
// .. ==> MASK : 0x0000FFFFU VAL : 0x00000009U
EMIT_MASKWRITE(0XE0001034, 0x000000FFU ,0x00000006U),
// .. CD = 0x3e
// .. ==> 0XE0001018[15:0] = 0x0000003EU
// .. ==> MASK : 0x0000FFFFU VAL : 0x0000003EU
// ..
EMIT_MASKWRITE(0XE0001018, 0x0000FFFFU ,0x00000009U),
EMIT_MASKWRITE(0XE0001018, 0x0000FFFFU ,0x0000003EU),
// .. STPBRK = 0x0
// .. ==> 0XE0001000[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
......@@ -12027,16 +12027,16 @@ unsigned long ps7_peripherals_init_data_3_0[] = {
// .. ==> MASK : 0x00000001U VAL : 0x00000000U
// ..
EMIT_MASKWRITE(0XE0001004, 0x000003FFU ,0x00000020U),
// .. BDIV = 0x5
// .. ==> 0XE0000034[7:0] = 0x00000005U
// .. ==> MASK : 0x000000FFU VAL : 0x00000005U
// .. BDIV = 0x6
// .. ==> 0XE0000034[7:0] = 0x00000006U
// .. ==> MASK : 0x000000FFU VAL : 0x00000006U
// ..
EMIT_MASKWRITE(0XE0000034, 0x000000FFU ,0x00000005U),
// .. CD = 0x9
// .. ==> 0XE0000018[15:0] = 0x00000009U
// .. ==> MASK : 0x0000FFFFU VAL : 0x00000009U
EMIT_MASKWRITE(0XE0000034, 0x000000FFU ,0x00000006U),
// .. CD = 0x3e
// .. ==> 0XE0000018[15:0] = 0x0000003EU
// .. ==> MASK : 0x0000FFFFU VAL : 0x0000003EU
// ..
EMIT_MASKWRITE(0XE0000018, 0x0000FFFFU ,0x00000009U),
EMIT_MASKWRITE(0XE0000018, 0x0000FFFFU ,0x0000003EU),
// .. STPBRK = 0x0
// .. ==> 0XE0000000[8:8] = 0x00000000U
// .. ==> MASK : 0x00000100U VAL : 0x00000000U
......
quad/xsdk_workspace/zybo_fsbl/src/ps7_init.html deleted 100644 → 0
+ 0
− 8860
View file @ 0f966aea
This diff is collapsed.
quad/xsdk_workspace/zybo_fsbl/src/ps7_init.tcl deleted 100644 → 0
+ 0
− 762
View file @ 0f966aea
This diff is collapsed.
quad/xsdk_workspace/zybo_fsbl_bsp/.cproject
+ 2
− 2
View file @ fa6a3465
......@@ -3,8 +3,8 @@
<cproject storage_type_id="org.eclipse.cdt.core.XmlProjectDescriptionStorage">
<storageModule moduleId="org.eclipse.cdt.core.settings">
<cconfiguration id="org.eclipse.cdt.core.default.config.145391090">
<storageModule buildSystemId="org.eclipse.cdt.core.defaultConfigDataProvider" id="org.eclipse.cdt.core.default.config.145391090" moduleId="org.eclipse.cdt.core.settings" name="Configuration">
<cconfiguration id="org.eclipse.cdt.core.default.config.1389527391">
<storageModule buildSystemId="org.eclipse.cdt.core.defaultConfigDataProvider" id="org.eclipse.cdt.core.default.config.1389527391" moduleId="org.eclipse.cdt.core.settings" name="Configuration">
<externalSettings/>
<extensions/>
</storageModule>
......
quad/xsdk_workspace/zybo_fsbl_bsp/.project
+ 1
− 1
View file @ fa6a3465
......@@ -3,7 +3,7 @@
<name>zybo_fsbl_bsp</name>
<comment></comment>
<projects>
<project>system_hw_platform</project>
<project>sytem_hw_platform</project>
</projects>
<buildSpec>
<buildCommand>
......
quad/xsdk_workspace/zybo_fsbl_bsp/libgen.options
+ 1
− 1
View file @ fa6a3465
PROCESSOR=ps7_cortexa9_0
REPOSITORIES=
HWSPEC=../system_hw_platform/system.xml
HWSPEC=../sytem_hw_platform/system.xml
quad/xsdk_workspace/zybo_fsbl_bsp/system.mss
+ 6
− 0
View file @ fa6a3465
......@@ -120,6 +120,12 @@ BEGIN DRIVER
PARAMETER HW_INSTANCE = ps7_i2c_0
END
BEGIN DRIVER
PARAMETER DRIVER_NAME = iicps
PARAMETER DRIVER_VER = 1.04.a
PARAMETER HW_INSTANCE = ps7_i2c_1
END
BEGIN DRIVER
PARAMETER DRIVER_NAME = generic
PARAMETER DRIVER_VER = 1.00.a
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment