Skip to content
Snippets Groups Projects
Commit adce5419 authored by Reid Schneyer's avatar Reid Schneyer
Browse files

Adding trinket library stuff

parent 5e4471cb
No related branches found
No related tags found
2 merge requests!78Teststand updates,!72Test stand hardware update
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
update=1/10/2022 1:22:30 PM
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1
EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# 3500
#
DEF 3500 U 0 40 Y Y 2 L N
F0 "U" -600 425 50 H V L BNN
F1 "3500" -600 -400 50 H V L BNN
F2 "MODULE_3500" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "N/A" 0 0 50 H I L BNN "PARTREV"
F5 "Adafruit Industries" 0 0 50 H I L BNN "MANUFACTURER"
F6 "" 0 0 50 H I L BNN "MAXIMUM_PACKAGE_HIEGHT"
F7 "Manufacturer Recommendations" 0 0 50 H I L BNN "STANDARD"
DRAW
T 0 -600 325 70 0 1 0 JP3 Normal 0 L B
S -600 -300 600 300 1 0 10 f
X VBAT JP3_1 -800 200 200 R 40 40 1 0 W
X GND JP3_2 -800 100 200 R 40 40 1 0 W
X D4_A2_PA06_TXD_MOSI JP3_3 -800 0 200 R 40 40 1 0 B
X D3_A3_PA07_RXD_SCK JP3_4 -800 -100 200 R 40 40 1 0 B C
X ~RESET JP3_5 -800 -200 200 R 40 40 1 0 I
T 0 -600 325 70 0 2 0 JP4 Normal 0 L B
S -600 -300 600 300 2 0 10 f
X VBUS JP4_5 -800 200 200 R 40 40 2 0 W
X D0_A4_PA08_SDA JP4_4 -800 100 200 R 40 40 2 0 B
X D1_A0_PA02 JP4_3 -800 0 200 R 40 40 2 0 B
X D2_A1_PA09_SCL_MISO JP4_2 -800 -100 200 R 40 40 2 0 B C
X 3.3V JP4_1 -800 -200 200 R 40 40 2 0 W
ENDDRAW
ENDDEF
#
# End Library
\ No newline at end of file
(module MODULE_TRINKET_M0 (layer F.Cu) (tedit 61DC8588)
(fp_text reference REF** (at -4.525 -14.375) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value TRINKET_M0 (at 0 14.365) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -7.87 13.585) (end -7.87 -13.585) (layer F.CrtYd) (width 0.05))
(fp_line (start 7.87 13.585) (end -7.87 13.585) (layer F.CrtYd) (width 0.05))
(fp_line (start 7.87 -13.585) (end 7.87 13.585) (layer F.CrtYd) (width 0.05))
(fp_line (start -7.87 -13.585) (end 7.87 -13.585) (layer F.CrtYd) (width 0.05))
(fp_line (start 7.62 13.335) (end -7.62 13.335) (layer F.SilkS) (width 0.127))
(fp_line (start 7.62 -13.335) (end 7.62 13.335) (layer F.SilkS) (width 0.127))
(fp_line (start -7.62 -13.335) (end 7.62 -13.335) (layer F.SilkS) (width 0.127))
(fp_line (start -7.62 13.335) (end -7.62 -13.335) (layer F.SilkS) (width 0.127))
(fp_line (start -7.62 13.335) (end -7.62 -13.335) (layer F.Fab) (width 0.127))
(fp_line (start 7.62 13.335) (end -7.62 13.335) (layer F.Fab) (width 0.127))
(fp_line (start 7.62 -13.335) (end 7.62 13.335) (layer F.Fab) (width 0.127))
(fp_line (start -7.62 -13.335) (end 7.62 -13.335) (layer F.Fab) (width 0.127))
(fp_text user "Electronics Face Up!" (at 0 -6.35) (layer F.SilkS)
(effects (font (size 0.75 0.75) (thickness 0.15)))
)
(pad 6 thru_hole circle (at 6.35 -1.27) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask))
(pad 7 thru_hole circle (at 6.35 1.27) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask))
(pad 8 thru_hole circle (at 6.35 3.81) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask))
(pad 9 thru_hole rect (at 6.35 6.35) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask))
(pad 5 thru_hole circle (at 6.35 -3.81) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask))
(pad 4 thru_hole circle (at -6.325 6.35) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask))
(pad 3 thru_hole circle (at -6.325 3.81) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask))
(pad 2 thru_hole circle (at -6.325 1.27) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at -6.325 -1.27) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask))
(pad 0 thru_hole rect (at -6.325 -3.81) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask))
)
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment