Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
C
chipforge_cli
Manage
Activity
Members
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Package Registry
Container Registry
Operate
Terraform modules
Analyze
Contributor analytics
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
ChipForge
chipforge_cli
Graph
0.0.29
Select Git revision
Branches
2
master
default
protected
verilog_helper
Tags
20
0.0.39
0.0.38
0.0.37
0.0.36
0.0.35
0.0.34
0.0.33
0.0.32
0.0.31
0.0.30
0.0.29
0.0.28
0.0.27
0.0.26
0.0.25
0.0.24
0.0.23
0.0.22
0.0.21
0.0.20
22 results
You can move around the graph by using the arrow keys.
Begin with the selected commit
Created with Raphaël 2.2.0
6
Feb
5
4
3
2
16
Dec
9
Nov
7
22
Sep
8
Jul
28
Jun
27
26
3
May
-Added some missing type hints
verilog_helper
verilog_helper
-Fixed blacklist issue in the verilog file presence checker function.
-Made a package for the colors used in this project
-Almost done adding the openlane config blacklist.
-Fixed the issue where defines.v would be found if user_defines.v was in the file (thanks RegEx!)
-Removing files now works
-Removed type declaration since it is a feature added to python 3.12, which is more recent than the min python version required
-Removed all clear statments so we keep terminal history
-Finished include update code
-Made the verilog file presence function provide a list of all files that the verilog file is NOT included in.
-Fixed a small bug where if a verilog file is in all the includes files but not in the openlane config, it is shown as not being in the project at all
-Got the "list" feature working
-Reworked menus to be child classes of Menu instead of package global instances of Menu.
-Added a basic project menu (mostly stubs for now)
-Fixed submenu returning
-Created the proper main menu and implemented a basic project structure check.
-Created a menu class
-Added the verilog helper command
-Updated project to include some missing dependencies.
Release 0.0.39
0.0.39
0.0.39
Release 0.0.38
0.0.38 master
0.0.38 master
Release 0.0.37
0.0.37
0.0.37
Release 0.0.36
0.0.36
0.0.36
Release 0.0.35
0.0.35
0.0.35
Release 0.0.34
0.0.34
0.0.34
Release 0.0.33
0.0.33
0.0.33
Added uart ports and booting
Release 0.0.32
0.0.32
0.0.32
FPGA update to use JTAG for hkspi, no external spi adapter needed anymore
Release 0.0.31
0.0.31
0.0.31
Release 0.0.30
Update hk.py
Release 0.0.30
0.0.30
0.0.30
Release 0.0.29
0.0.29
0.0.29
Release 0.0.28
0.0.28
0.0.28
Release 0.0.27
0.0.27
0.0.27
Release 0.0.26
0.0.26
0.0.26
Release 0.0.25
0.0.25
0.0.25
Release 0.0.24
0.0.24
0.0.24
Release 0.0.23
0.0.23
0.0.23
Loading