Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
P
Project1
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
CprE 381 Project 1
Project1
Graph
09ace652f73531b7012cff5c9cd64e0b0323b1b1
Select Git revision
Branches
1
main
default
protected
1 result
You can move around the graph by using the arrow keys.
Begin with the selected commit
Created with Raphaël 2.2.0
29
Nov
22
17
15
14
12
13
12
10
7
6
5
3
2
1
2
1
2
1
27
Oct
20
18
19
18
19
18
13
6
Ready project for submission
main
main
Add output to gitignore
Add bubblesort test
Merge branch 'main' of git.ece.iastate.edu:cpre-381-project-1/project1 into main
Add stack frame test
Synth Dump
Synth Log
For Synth Logs
Synthesis Done
Add Proj1_base_test.s
Fix incorrect lw control signals
Fix arithmetic shifts shifting in 0s regardless of sign bit
Merge branch 'main' of git.ece.iastate.edu:cpre-381-project-1/project1 into main
Fix missing overflow disable on subu
Add overflow enable control
Better Arith Test
Fixed Arith
Updated
Fix edge cases for slt
Fix incorrect jr condition, revert andi and ori regdst changes
Fix incorrect signals for sw
Connect regfile to reset line
Fix incorrect signals for repl.qb and add opReplQb output signal
Fix incorrect input to repl.qb
Add mux to switch to repl.qb imm
Fix wrong RegDst for repl.qb
Fix swapped inputs to barrel shifter
Fix placement of shift mux
Merge branch 'main' of git.ece.iastate.edu:cpre-381-project-1/project1 into main
Fix signextend for R and I type instr
Fix signextend being '0' for all
Fix PC reset address
Fix incorrect regwrite output for jal
Add missing ALU op signals to control sigs spreadsheet
Fix missing beq and bne ALU ops
Fix misinterpretation of slt output
Move testbench files to external testbenches folder
Updated
Thru Part 2
Control Test
Loading