From b65c0d6ce69af7520308d1db8f20c7ef55109afb Mon Sep 17 00:00:00 2001
From: James Talbert <jtalbert@iastate.edu>
Date: Wed, 26 Sep 2018 16:44:24 -0500
Subject: [PATCH] Added Combined PWM SDK Test projects
---
.../Loopback_Error_Check/.cproject | 162 +
.../Loopback_Error_Check/.project | 26 +
.../Loopback_Error_Check/src/Xilinx.spec | 2 +
.../Loopback_Error_Check/src/helloworld.c | 61 +
.../Loopback_Error_Check/src/lscript.ld | 288 +
.../Loopback_Error_Check/src/platform.c | 111 +
.../Loopback_Error_Check/src/platform.h | 41 +
.../src/platform_config.h | 6 +
.../PWM_Combined_bsp/.cproject | 13 +
.../PWM_Combined_bsp/.project | 75 +
.../PWM_Combined_bsp/.sdkproject | 4 +
.../PWM_Combined_bsp/Makefile | 35 +
.../PWM_Combined_bsp/system.mss | 255 +
.../design_1_wrapper.hdf | Bin 0 -> 475631 bytes
.../design_1_wrapper_hw_platform_0/.project | 41 +
.../design_1_wrapper.bit | Bin 0 -> 4045678 bytes
.../ps7_init.html | 139528 +++++++++++++++
.../ps7_init.tcl | 832 +
.../design_1_wrapper_hw_platform_0/system.hdf | Bin 0 -> 475631 bytes
19 files changed, 141480 insertions(+)
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/.cproject
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/.project
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/Xilinx.spec
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/helloworld.c
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/lscript.ld
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform.c
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform.h
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform_config.h
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.cproject
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.project
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.sdkproject
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/Makefile
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/system.mss
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper.hdf
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/.project
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/ps7_init.html
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
create mode 100644 quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/system.hdf
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/.cproject b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/.cproject
new file mode 100644
index 000000000..2ffab3912
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/.cproject
@@ -0,0 +1,162 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no"?>
+<?fileVersion 4.0.0?><cproject storage_type_id="org.eclipse.cdt.core.XmlProjectDescriptionStorage">
+ <storageModule moduleId="org.eclipse.cdt.core.settings">
+ <cconfiguration id="xilinx.gnu.armv7.exe.debug.1345030654">
+ <storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="xilinx.gnu.armv7.exe.debug.1345030654" moduleId="org.eclipse.cdt.core.settings" name="Debug">
+ <externalSettings/>
+ <extensions>
+ <extension id="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" point="org.eclipse.cdt.core.BinaryParser"/>
+ <extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+ <extension id="org.eclipse.cdt.core.GmakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+ <extension id="org.eclipse.cdt.core.GLDErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+ <extension id="org.eclipse.cdt.core.CWDLocator" point="org.eclipse.cdt.core.ErrorParser"/>
+ <extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+ </extensions>
+ </storageModule>
+ <storageModule moduleId="cdtBuildSystem" version="4.0.0">
+ <configuration artifactExtension="elf" artifactName="${ProjName}" buildArtefactType="org.eclipse.cdt.build.core.buildArtefactType.exe" buildProperties="org.eclipse.cdt.build.core.buildArtefactType=org.eclipse.cdt.build.core.buildArtefactType.exe,org.eclipse.cdt.build.core.buildType=org.eclipse.cdt.build.core.buildType.debug" cleanCommand="rm -rf" description="" id="xilinx.gnu.armv7.exe.debug.1345030654" name="Debug" parent="xilinx.gnu.armv7.exe.debug" prebuildStep="a9-linaro-pre-build-step">
+ <folderInfo id="xilinx.gnu.armv7.exe.debug.1345030654." name="/" resourcePath="">
+ <toolChain id="xilinx.gnu.armv7.exe.debug.toolchain.1820130644" name="Xilinx ARM v7 GNU Toolchain" superClass="xilinx.gnu.armv7.exe.debug.toolchain">
+ <targetPlatform binaryParser="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" id="xilinx.armv7.target.gnu.base.debug.2122746885" isAbstract="false" name="Debug Platform" superClass="xilinx.armv7.target.gnu.base.debug"/>
+ <builder buildPath="${workspace_loc:/Loopback_Error_Check}/Debug" enableAutoBuild="true" id="xilinx.gnu.armv7.toolchain.builder.debug.1121072896" managedBuildOn="true" name="GNU make.Debug" superClass="xilinx.gnu.armv7.toolchain.builder.debug"/>
+ <tool id="xilinx.gnu.armv7.c.toolchain.assembler.debug.791267884" name="ARM v7 gcc assembler" superClass="xilinx.gnu.armv7.c.toolchain.assembler.debug">
+ <inputType id="xilinx.gnu.assembler.input.1112004822" superClass="xilinx.gnu.assembler.input"/>
+ </tool>
+ <tool id="xilinx.gnu.armv7.c.toolchain.compiler.debug.880384987" name="ARM v7 gcc compiler" superClass="xilinx.gnu.armv7.c.toolchain.compiler.debug">
+ <option defaultValue="gnu.c.optimization.level.none" id="xilinx.gnu.compiler.option.optimization.level.1412575097" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/>
+ <option id="xilinx.gnu.compiler.option.debugging.level.1722887137" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.max" valueType="enumerated"/>
+ <option id="xilinx.gnu.compiler.inferred.swplatform.includes.1403961034" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath">
+ <listOptionValue builtIn="false" value="../../PWM_Combined_bsp/ps7_cortexa9_0/include"/>
+ </option>
+ <option id="xilinx.gnu.compiler.misc.other.1979857397" superClass="xilinx.gnu.compiler.misc.other" value="-c -fmessage-length=0 -MT"$@" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard" valueType="string"/>
+ <inputType id="xilinx.gnu.armv7.c.compiler.input.1475703491" name="C source files" superClass="xilinx.gnu.armv7.c.compiler.input"/>
+ </tool>
+ <tool id="xilinx.gnu.armv7.cxx.toolchain.compiler.debug.1444048699" name="ARM v7 g++ compiler" superClass="xilinx.gnu.armv7.cxx.toolchain.compiler.debug">
+ <option defaultValue="gnu.c.optimization.level.none" id="xilinx.gnu.compiler.option.optimization.level.1909571998" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/>
+ <option id="xilinx.gnu.compiler.option.debugging.level.1548192535" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.max" valueType="enumerated"/>
+ <option id="xilinx.gnu.compiler.inferred.swplatform.includes.825436330" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath">
+ <listOptionValue builtIn="false" value="../../PWM_Combined_bsp/ps7_cortexa9_0/include"/>
+ </option>
+ </tool>
+ <tool id="xilinx.gnu.armv7.toolchain.archiver.581235059" name="ARM v7 archiver" superClass="xilinx.gnu.armv7.toolchain.archiver"/>
+ <tool id="xilinx.gnu.armv7.c.toolchain.linker.debug.86690691" name="ARM v7 gcc linker" superClass="xilinx.gnu.armv7.c.toolchain.linker.debug">
+ <option id="xilinx.gnu.linker.inferred.swplatform.lpath.1549534000" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths">
+ <listOptionValue builtIn="false" value="../../PWM_Combined_bsp/ps7_cortexa9_0/lib"/>
+ </option>
+ <option id="xilinx.gnu.linker.inferred.swplatform.flags.1942918730" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs">
+ <listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/>
+ </option>
+ <option id="xilinx.gnu.c.linker.option.lscript.1395412883" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/>
+ <option id="xilinx.gnu.c.link.option.ldflags.623677614" superClass="xilinx.gnu.c.link.option.ldflags" value=" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec" valueType="string"/>
+ <inputType id="xilinx.gnu.linker.input.2120297185" superClass="xilinx.gnu.linker.input">
+ <additionalInput kind="additionalinputdependency" paths="$(USER_OBJS)"/>
+ <additionalInput kind="additionalinput" paths="$(LIBS)"/>
+ </inputType>
+ <inputType id="xilinx.gnu.linker.input.lscript.331764427" name="Linker Script" superClass="xilinx.gnu.linker.input.lscript"/>
+ </tool>
+ <tool id="xilinx.gnu.armv7.cxx.toolchain.linker.debug.623105849" name="ARM v7 g++ linker" superClass="xilinx.gnu.armv7.cxx.toolchain.linker.debug">
+ <option id="xilinx.gnu.linker.inferred.swplatform.lpath.1970562878" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths">
+ <listOptionValue builtIn="false" value="../../PWM_Combined_bsp/ps7_cortexa9_0/lib"/>
+ </option>
+ <option id="xilinx.gnu.linker.inferred.swplatform.flags.1568933069" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs">
+ <listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/>
+ </option>
+ <option id="xilinx.gnu.c.linker.option.lscript.1791165580" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/>
+ </tool>
+ <tool id="xilinx.gnu.armv7.size.debug.115907944" name="ARM v7 Print Size" superClass="xilinx.gnu.armv7.size.debug"/>
+ </toolChain>
+ </folderInfo>
+ </configuration>
+ </storageModule>
+ <storageModule moduleId="org.eclipse.cdt.core.externalSettings"/>
+ </cconfiguration>
+ <cconfiguration id="xilinx.gnu.armv7.exe.release.2068287587">
+ <storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="xilinx.gnu.armv7.exe.release.2068287587" moduleId="org.eclipse.cdt.core.settings" name="Release">
+ <externalSettings/>
+ <extensions>
+ <extension id="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" point="org.eclipse.cdt.core.BinaryParser"/>
+ <extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+ <extension id="org.eclipse.cdt.core.GmakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+ <extension id="org.eclipse.cdt.core.GLDErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+ <extension id="org.eclipse.cdt.core.CWDLocator" point="org.eclipse.cdt.core.ErrorParser"/>
+ <extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+ </extensions>
+ </storageModule>
+ <storageModule moduleId="cdtBuildSystem" version="4.0.0">
+ <configuration artifactExtension="elf" artifactName="${ProjName}" buildArtefactType="org.eclipse.cdt.build.core.buildArtefactType.exe" buildProperties="org.eclipse.cdt.build.core.buildArtefactType=org.eclipse.cdt.build.core.buildArtefactType.exe,org.eclipse.cdt.build.core.buildType=org.eclipse.cdt.build.core.buildType.release" cleanCommand="rm -rf" description="" id="xilinx.gnu.armv7.exe.release.2068287587" name="Release" parent="xilinx.gnu.armv7.exe.release" prebuildStep="a9-linaro-pre-build-step">
+ <folderInfo id="xilinx.gnu.armv7.exe.release.2068287587." name="/" resourcePath="">
+ <toolChain id="xilinx.gnu.armv7.exe.release.toolchain.1743978643" name="Xilinx ARM v7 GNU Toolchain" superClass="xilinx.gnu.armv7.exe.release.toolchain">
+ <targetPlatform binaryParser="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" id="xilinx.armv7.target.gnu.base.release.935049497" isAbstract="false" name="Release Platform" superClass="xilinx.armv7.target.gnu.base.release"/>
+ <builder buildPath="${workspace_loc:/Loopback_Error_Check}/Release" enableAutoBuild="true" id="xilinx.gnu.armv7.toolchain.builder.release.1952070848" managedBuildOn="true" name="GNU make.Release" superClass="xilinx.gnu.armv7.toolchain.builder.release"/>
+ <tool id="xilinx.gnu.armv7.c.toolchain.assembler.release.966616436" name="ARM v7 gcc assembler" superClass="xilinx.gnu.armv7.c.toolchain.assembler.release">
+ <inputType id="xilinx.gnu.assembler.input.627981697" superClass="xilinx.gnu.assembler.input"/>
+ </tool>
+ <tool id="xilinx.gnu.armv7.c.toolchain.compiler.release.1076539025" name="ARM v7 gcc compiler" superClass="xilinx.gnu.armv7.c.toolchain.compiler.release">
+ <option defaultValue="gnu.c.optimization.level.more" id="xilinx.gnu.compiler.option.optimization.level.2066816669" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/>
+ <option id="xilinx.gnu.compiler.option.debugging.level.476584194" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.none" valueType="enumerated"/>
+ <option id="xilinx.gnu.compiler.inferred.swplatform.includes.2119782996" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath">
+ <listOptionValue builtIn="false" value="../../PWM_Combined_bsp/ps7_cortexa9_0/include"/>
+ </option>
+ <option id="xilinx.gnu.compiler.misc.other.1746594014" superClass="xilinx.gnu.compiler.misc.other" value="-c -fmessage-length=0 -MT"$@" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard" valueType="string"/>
+ <inputType id="xilinx.gnu.armv7.c.compiler.input.78024207" name="C source files" superClass="xilinx.gnu.armv7.c.compiler.input"/>
+ </tool>
+ <tool id="xilinx.gnu.armv7.cxx.toolchain.compiler.release.1418728786" name="ARM v7 g++ compiler" superClass="xilinx.gnu.armv7.cxx.toolchain.compiler.release">
+ <option defaultValue="gnu.c.optimization.level.more" id="xilinx.gnu.compiler.option.optimization.level.1360750336" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/>
+ <option id="xilinx.gnu.compiler.option.debugging.level.743629024" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.none" valueType="enumerated"/>
+ <option id="xilinx.gnu.compiler.inferred.swplatform.includes.1612279695" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath">
+ <listOptionValue builtIn="false" value="../../PWM_Combined_bsp/ps7_cortexa9_0/include"/>
+ </option>
+ </tool>
+ <tool id="xilinx.gnu.armv7.toolchain.archiver.111065530" name="ARM v7 archiver" superClass="xilinx.gnu.armv7.toolchain.archiver"/>
+ <tool id="xilinx.gnu.armv7.c.toolchain.linker.release.863528728" name="ARM v7 gcc linker" superClass="xilinx.gnu.armv7.c.toolchain.linker.release">
+ <option id="xilinx.gnu.linker.inferred.swplatform.lpath.935229385" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths">
+ <listOptionValue builtIn="false" value="../../PWM_Combined_bsp/ps7_cortexa9_0/lib"/>
+ </option>
+ <option id="xilinx.gnu.linker.inferred.swplatform.flags.2023025745" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs">
+ <listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/>
+ </option>
+ <option id="xilinx.gnu.c.linker.option.lscript.920049785" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/>
+ <option id="xilinx.gnu.c.link.option.ldflags.762693102" superClass="xilinx.gnu.c.link.option.ldflags" value=" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec" valueType="string"/>
+ <inputType id="xilinx.gnu.linker.input.85402696" superClass="xilinx.gnu.linker.input">
+ <additionalInput kind="additionalinputdependency" paths="$(USER_OBJS)"/>
+ <additionalInput kind="additionalinput" paths="$(LIBS)"/>
+ </inputType>
+ <inputType id="xilinx.gnu.linker.input.lscript.756703928" name="Linker Script" superClass="xilinx.gnu.linker.input.lscript"/>
+ </tool>
+ <tool id="xilinx.gnu.armv7.cxx.toolchain.linker.release.1103727059" name="ARM v7 g++ linker" superClass="xilinx.gnu.armv7.cxx.toolchain.linker.release">
+ <option id="xilinx.gnu.linker.inferred.swplatform.lpath.493948908" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths">
+ <listOptionValue builtIn="false" value="../../PWM_Combined_bsp/ps7_cortexa9_0/lib"/>
+ </option>
+ <option id="xilinx.gnu.linker.inferred.swplatform.flags.1574619902" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs">
+ <listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/>
+ </option>
+ <option id="xilinx.gnu.c.linker.option.lscript.206942385" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/>
+ </tool>
+ <tool id="xilinx.gnu.armv7.size.release.959437193" name="ARM v7 Print Size" superClass="xilinx.gnu.armv7.size.release"/>
+ </toolChain>
+ </folderInfo>
+ </configuration>
+ </storageModule>
+ <storageModule moduleId="org.eclipse.cdt.core.externalSettings"/>
+ </cconfiguration>
+ </storageModule>
+ <storageModule moduleId="org.eclipse.cdt.core.LanguageSettingsProviders"/>
+ <storageModule moduleId="cdtBuildSystem" version="4.0.0">
+ <project id="Loopback_Error_Check.xilinx.gnu.armv7.exe.588980103" name="Xilinx ARM v7 Executable" projectType="xilinx.gnu.armv7.exe"/>
+ </storageModule>
+ <storageModule moduleId="scannerConfiguration">
+ <autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId=""/>
+ <scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.release.2068287587;xilinx.gnu.armv7.exe.release.2068287587.;xilinx.gnu.armv7.c.toolchain.compiler.release.1076539025;xilinx.gnu.armv7.c.compiler.input.78024207">
+ <autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/>
+ </scannerConfigBuildInfo>
+ <scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.debug.1345030654;xilinx.gnu.armv7.exe.debug.1345030654.">
+ <autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/>
+ </scannerConfigBuildInfo>
+ <scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.debug.1345030654;xilinx.gnu.armv7.exe.debug.1345030654.;xilinx.gnu.armv7.c.toolchain.compiler.debug.880384987;xilinx.gnu.armv7.c.compiler.input.1475703491">
+ <autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/>
+ </scannerConfigBuildInfo>
+ <scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.release.2068287587;xilinx.gnu.armv7.exe.release.2068287587.">
+ <autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/>
+ </scannerConfigBuildInfo>
+ </storageModule>
+</cproject>
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/.project b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/.project
new file mode 100644
index 000000000..20220b0e6
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/.project
@@ -0,0 +1,26 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<projectDescription>
+ <name>Loopback_Error_Check</name>
+ <comment>Created by SDK v2018.2. PWM_Combined_bsp - ps7_cortexa9_0</comment>
+ <projects>
+ <project>PWM_Combined_bsp</project>
+ </projects>
+ <buildSpec>
+ <buildCommand>
+ <name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
+ <arguments>
+ </arguments>
+ </buildCommand>
+ <buildCommand>
+ <name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
+ <triggers>full,incremental,</triggers>
+ <arguments>
+ </arguments>
+ </buildCommand>
+ </buildSpec>
+ <natures>
+ <nature>org.eclipse.cdt.core.cnature</nature>
+ <nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
+ <nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
+ </natures>
+</projectDescription>
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/Xilinx.spec b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/Xilinx.spec
new file mode 100644
index 000000000..8eea37748
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/Xilinx.spec
@@ -0,0 +1,2 @@
+*startfile:
+crti%O%s crtbegin%O%s
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/helloworld.c b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/helloworld.c
new file mode 100644
index 000000000..3631c9a87
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/helloworld.c
@@ -0,0 +1,61 @@
+/******************************************************************************
+*
+* Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved.
+*
+* Permission is hereby granted, free of charge, to any person obtaining a copy
+* of this software and associated documentation files (the "Software"), to deal
+* in the Software without restriction, including without limitation the rights
+* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
+* copies of the Software, and to permit persons to whom the Software is
+* furnished to do so, subject to the following conditions:
+*
+* The above copyright notice and this permission notice shall be included in
+* all copies or substantial portions of the Software.
+*
+* Use of the Software is limited solely to applications:
+* (a) running on a Xilinx device, or
+* (b) that interact with a Xilinx device through a bus or interconnect.
+*
+* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+* XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
+* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
+* SOFTWARE.
+*
+* Except as contained in this notice, the name of the Xilinx shall not be used
+* in advertising or otherwise to promote the sale, use or other dealings in
+* this Software without prior written authorization from Xilinx.
+*
+******************************************************************************/
+
+/*
+ * helloworld.c: simple test application
+ *
+ * This application configures UART 16550 to baud rate 9600.
+ * PS7 UART (Zynq) is not initialized by this application, since
+ * bootrom/bsp configures it to baud rate 115200
+ *
+ * ------------------------------------------------
+ * | UART TYPE BAUD RATE |
+ * ------------------------------------------------
+ * uartns550 9600
+ * uartlite Configurable only in HW design
+ * ps7_uart 115200 (configured by bootrom/bsp)
+ */
+
+#include <stdio.h>
+#include "platform.h"
+#include "xil_printf.h"
+
+
+int main()
+{
+ init_platform();
+
+ print("Hello World\n\r");
+
+ cleanup_platform();
+ return 0;
+}
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/lscript.ld b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/lscript.ld
new file mode 100644
index 000000000..fe0de6cb7
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/lscript.ld
@@ -0,0 +1,288 @@
+/*******************************************************************/
+/* */
+/* This file is automatically generated by linker script generator.*/
+/* */
+/* Version: */
+/* */
+/* Copyright (c) 2010-2016 Xilinx, Inc. All rights reserved. */
+/* */
+/* Description : Cortex-A9 Linker Script */
+/* */
+/*******************************************************************/
+
+_STACK_SIZE = DEFINED(_STACK_SIZE) ? _STACK_SIZE : 0x2000;
+_HEAP_SIZE = DEFINED(_HEAP_SIZE) ? _HEAP_SIZE : 0x2000;
+
+_ABORT_STACK_SIZE = DEFINED(_ABORT_STACK_SIZE) ? _ABORT_STACK_SIZE : 1024;
+_SUPERVISOR_STACK_SIZE = DEFINED(_SUPERVISOR_STACK_SIZE) ? _SUPERVISOR_STACK_SIZE : 2048;
+_IRQ_STACK_SIZE = DEFINED(_IRQ_STACK_SIZE) ? _IRQ_STACK_SIZE : 1024;
+_FIQ_STACK_SIZE = DEFINED(_FIQ_STACK_SIZE) ? _FIQ_STACK_SIZE : 1024;
+_UNDEF_STACK_SIZE = DEFINED(_UNDEF_STACK_SIZE) ? _UNDEF_STACK_SIZE : 1024;
+
+/* Define Memories in the system */
+
+MEMORY
+{
+ ps7_ddr_0 : ORIGIN = 0x100000, LENGTH = 0x3FF00000
+ ps7_qspi_linear_0 : ORIGIN = 0xFC000000, LENGTH = 0x1000000
+ ps7_ram_0 : ORIGIN = 0x0, LENGTH = 0x30000
+ ps7_ram_1 : ORIGIN = 0xFFFF0000, LENGTH = 0xFE00
+}
+
+/* Specify the default entry point to the program */
+
+ENTRY(_vector_table)
+
+/* Define the sections, and where they are mapped in memory */
+
+SECTIONS
+{
+.text : {
+ KEEP (*(.vectors))
+ *(.boot)
+ *(.text)
+ *(.text.*)
+ *(.gnu.linkonce.t.*)
+ *(.plt)
+ *(.gnu_warning)
+ *(.gcc_execpt_table)
+ *(.glue_7)
+ *(.glue_7t)
+ *(.vfp11_veneer)
+ *(.ARM.extab)
+ *(.gnu.linkonce.armextab.*)
+} > ps7_ddr_0
+
+.init : {
+ KEEP (*(.init))
+} > ps7_ddr_0
+
+.fini : {
+ KEEP (*(.fini))
+} > ps7_ddr_0
+
+.rodata : {
+ __rodata_start = .;
+ *(.rodata)
+ *(.rodata.*)
+ *(.gnu.linkonce.r.*)
+ __rodata_end = .;
+} > ps7_ddr_0
+
+.rodata1 : {
+ __rodata1_start = .;
+ *(.rodata1)
+ *(.rodata1.*)
+ __rodata1_end = .;
+} > ps7_ddr_0
+
+.sdata2 : {
+ __sdata2_start = .;
+ *(.sdata2)
+ *(.sdata2.*)
+ *(.gnu.linkonce.s2.*)
+ __sdata2_end = .;
+} > ps7_ddr_0
+
+.sbss2 : {
+ __sbss2_start = .;
+ *(.sbss2)
+ *(.sbss2.*)
+ *(.gnu.linkonce.sb2.*)
+ __sbss2_end = .;
+} > ps7_ddr_0
+
+.data : {
+ __data_start = .;
+ *(.data)
+ *(.data.*)
+ *(.gnu.linkonce.d.*)
+ *(.jcr)
+ *(.got)
+ *(.got.plt)
+ __data_end = .;
+} > ps7_ddr_0
+
+.data1 : {
+ __data1_start = .;
+ *(.data1)
+ *(.data1.*)
+ __data1_end = .;
+} > ps7_ddr_0
+
+.got : {
+ *(.got)
+} > ps7_ddr_0
+
+.ctors : {
+ __CTOR_LIST__ = .;
+ ___CTORS_LIST___ = .;
+ KEEP (*crtbegin.o(.ctors))
+ KEEP (*(EXCLUDE_FILE(*crtend.o) .ctors))
+ KEEP (*(SORT(.ctors.*)))
+ KEEP (*(.ctors))
+ __CTOR_END__ = .;
+ ___CTORS_END___ = .;
+} > ps7_ddr_0
+
+.dtors : {
+ __DTOR_LIST__ = .;
+ ___DTORS_LIST___ = .;
+ KEEP (*crtbegin.o(.dtors))
+ KEEP (*(EXCLUDE_FILE(*crtend.o) .dtors))
+ KEEP (*(SORT(.dtors.*)))
+ KEEP (*(.dtors))
+ __DTOR_END__ = .;
+ ___DTORS_END___ = .;
+} > ps7_ddr_0
+
+.fixup : {
+ __fixup_start = .;
+ *(.fixup)
+ __fixup_end = .;
+} > ps7_ddr_0
+
+.eh_frame : {
+ *(.eh_frame)
+} > ps7_ddr_0
+
+.eh_framehdr : {
+ __eh_framehdr_start = .;
+ *(.eh_framehdr)
+ __eh_framehdr_end = .;
+} > ps7_ddr_0
+
+.gcc_except_table : {
+ *(.gcc_except_table)
+} > ps7_ddr_0
+
+.mmu_tbl (ALIGN(16384)) : {
+ __mmu_tbl_start = .;
+ *(.mmu_tbl)
+ __mmu_tbl_end = .;
+} > ps7_ddr_0
+
+.ARM.exidx : {
+ __exidx_start = .;
+ *(.ARM.exidx*)
+ *(.gnu.linkonce.armexidix.*.*)
+ __exidx_end = .;
+} > ps7_ddr_0
+
+.preinit_array : {
+ __preinit_array_start = .;
+ KEEP (*(SORT(.preinit_array.*)))
+ KEEP (*(.preinit_array))
+ __preinit_array_end = .;
+} > ps7_ddr_0
+
+.init_array : {
+ __init_array_start = .;
+ KEEP (*(SORT(.init_array.*)))
+ KEEP (*(.init_array))
+ __init_array_end = .;
+} > ps7_ddr_0
+
+.fini_array : {
+ __fini_array_start = .;
+ KEEP (*(SORT(.fini_array.*)))
+ KEEP (*(.fini_array))
+ __fini_array_end = .;
+} > ps7_ddr_0
+
+.ARM.attributes : {
+ __ARM.attributes_start = .;
+ *(.ARM.attributes)
+ __ARM.attributes_end = .;
+} > ps7_ddr_0
+
+.sdata : {
+ __sdata_start = .;
+ *(.sdata)
+ *(.sdata.*)
+ *(.gnu.linkonce.s.*)
+ __sdata_end = .;
+} > ps7_ddr_0
+
+.sbss (NOLOAD) : {
+ __sbss_start = .;
+ *(.sbss)
+ *(.sbss.*)
+ *(.gnu.linkonce.sb.*)
+ __sbss_end = .;
+} > ps7_ddr_0
+
+.tdata : {
+ __tdata_start = .;
+ *(.tdata)
+ *(.tdata.*)
+ *(.gnu.linkonce.td.*)
+ __tdata_end = .;
+} > ps7_ddr_0
+
+.tbss : {
+ __tbss_start = .;
+ *(.tbss)
+ *(.tbss.*)
+ *(.gnu.linkonce.tb.*)
+ __tbss_end = .;
+} > ps7_ddr_0
+
+.bss (NOLOAD) : {
+ __bss_start = .;
+ *(.bss)
+ *(.bss.*)
+ *(.gnu.linkonce.b.*)
+ *(COMMON)
+ __bss_end = .;
+} > ps7_ddr_0
+
+_SDA_BASE_ = __sdata_start + ((__sbss_end - __sdata_start) / 2 );
+
+_SDA2_BASE_ = __sdata2_start + ((__sbss2_end - __sdata2_start) / 2 );
+
+/* Generate Stack and Heap definitions */
+
+.heap (NOLOAD) : {
+ . = ALIGN(16);
+ _heap = .;
+ HeapBase = .;
+ _heap_start = .;
+ . += _HEAP_SIZE;
+ _heap_end = .;
+ HeapLimit = .;
+} > ps7_ddr_0
+
+.stack (NOLOAD) : {
+ . = ALIGN(16);
+ _stack_end = .;
+ . += _STACK_SIZE;
+ . = ALIGN(16);
+ _stack = .;
+ __stack = _stack;
+ . = ALIGN(16);
+ _irq_stack_end = .;
+ . += _IRQ_STACK_SIZE;
+ . = ALIGN(16);
+ __irq_stack = .;
+ _supervisor_stack_end = .;
+ . += _SUPERVISOR_STACK_SIZE;
+ . = ALIGN(16);
+ __supervisor_stack = .;
+ _abort_stack_end = .;
+ . += _ABORT_STACK_SIZE;
+ . = ALIGN(16);
+ __abort_stack = .;
+ _fiq_stack_end = .;
+ . += _FIQ_STACK_SIZE;
+ . = ALIGN(16);
+ __fiq_stack = .;
+ _undef_stack_end = .;
+ . += _UNDEF_STACK_SIZE;
+ . = ALIGN(16);
+ __undef_stack = .;
+} > ps7_ddr_0
+
+_end = .;
+}
+
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform.c b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform.c
new file mode 100644
index 000000000..0ee2dcbaf
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform.c
@@ -0,0 +1,111 @@
+/******************************************************************************
+*
+* Copyright (C) 2010 - 2015 Xilinx, Inc. All rights reserved.
+*
+* Permission is hereby granted, free of charge, to any person obtaining a copy
+* of this software and associated documentation files (the "Software"), to deal
+* in the Software without restriction, including without limitation the rights
+* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
+* copies of the Software, and to permit persons to whom the Software is
+* furnished to do so, subject to the following conditions:
+*
+* The above copyright notice and this permission notice shall be included in
+* all copies or substantial portions of the Software.
+*
+* Use of the Software is limited solely to applications:
+* (a) running on a Xilinx device, or
+* (b) that interact with a Xilinx device through a bus or interconnect.
+*
+* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+* XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
+* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
+* SOFTWARE.
+*
+* Except as contained in this notice, the name of the Xilinx shall not be used
+* in advertising or otherwise to promote the sale, use or other dealings in
+* this Software without prior written authorization from Xilinx.
+*
+******************************************************************************/
+
+#include "xparameters.h"
+#include "xil_cache.h"
+
+#include "platform_config.h"
+
+/*
+ * Uncomment one of the following two lines, depending on the target,
+ * if ps7/psu init source files are added in the source directory for
+ * compiling example outside of SDK.
+ */
+/*#include "ps7_init.h"*/
+/*#include "psu_init.h"*/
+
+#ifdef STDOUT_IS_16550
+ #include "xuartns550_l.h"
+
+ #define UART_BAUD 9600
+#endif
+
+void
+enable_caches()
+{
+#ifdef __PPC__
+ Xil_ICacheEnableRegion(CACHEABLE_REGION_MASK);
+ Xil_DCacheEnableRegion(CACHEABLE_REGION_MASK);
+#elif __MICROBLAZE__
+#ifdef XPAR_MICROBLAZE_USE_ICACHE
+ Xil_ICacheEnable();
+#endif
+#ifdef XPAR_MICROBLAZE_USE_DCACHE
+ Xil_DCacheEnable();
+#endif
+#endif
+}
+
+void
+disable_caches()
+{
+#ifdef __MICROBLAZE__
+#ifdef XPAR_MICROBLAZE_USE_DCACHE
+ Xil_DCacheDisable();
+#endif
+#ifdef XPAR_MICROBLAZE_USE_ICACHE
+ Xil_ICacheDisable();
+#endif
+#endif
+}
+
+void
+init_uart()
+{
+#ifdef STDOUT_IS_16550
+ XUartNs550_SetBaud(STDOUT_BASEADDR, XPAR_XUARTNS550_CLOCK_HZ, UART_BAUD);
+ XUartNs550_SetLineControlReg(STDOUT_BASEADDR, XUN_LCR_8_DATA_BITS);
+#endif
+ /* Bootrom/BSP configures PS7/PSU UART to 115200 bps */
+}
+
+void
+init_platform()
+{
+ /*
+ * If you want to run this example outside of SDK,
+ * uncomment one of the following two lines and also #include "ps7_init.h"
+ * or #include "ps7_init.h" at the top, depending on the target.
+ * Make sure that the ps7/psu_init.c and ps7/psu_init.h files are included
+ * along with this example source files for compilation.
+ */
+ /* ps7_init();*/
+ /* psu_init();*/
+ enable_caches();
+ init_uart();
+}
+
+void
+cleanup_platform()
+{
+ disable_caches();
+}
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform.h b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform.h
new file mode 100644
index 000000000..e273e3718
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform.h
@@ -0,0 +1,41 @@
+/******************************************************************************
+*
+* Copyright (C) 2008 - 2014 Xilinx, Inc. All rights reserved.
+*
+* Permission is hereby granted, free of charge, to any person obtaining a copy
+* of this software and associated documentation files (the "Software"), to deal
+* in the Software without restriction, including without limitation the rights
+* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
+* copies of the Software, and to permit persons to whom the Software is
+* furnished to do so, subject to the following conditions:
+*
+* The above copyright notice and this permission notice shall be included in
+* all copies or substantial portions of the Software.
+*
+* Use of the Software is limited solely to applications:
+* (a) running on a Xilinx device, or
+* (b) that interact with a Xilinx device through a bus or interconnect.
+*
+* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+* XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
+* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
+* SOFTWARE.
+*
+* Except as contained in this notice, the name of the Xilinx shall not be used
+* in advertising or otherwise to promote the sale, use or other dealings in
+* this Software without prior written authorization from Xilinx.
+*
+******************************************************************************/
+
+#ifndef __PLATFORM_H_
+#define __PLATFORM_H_
+
+#include "platform_config.h"
+
+void init_platform();
+void cleanup_platform();
+
+#endif
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform_config.h b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform_config.h
new file mode 100644
index 000000000..eda2e2eba
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/Loopback_Error_Check/src/platform_config.h
@@ -0,0 +1,6 @@
+#ifndef __PLATFORM_CONFIG_H_
+#define __PLATFORM_CONFIG_H_
+
+#define STDOUT_IS_PS7_UART
+#define UART_DEVICE_ID 0
+#endif
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.cproject b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.cproject
new file mode 100644
index 000000000..4c3c1c6a9
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.cproject
@@ -0,0 +1,13 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no"?>
+<?fileVersion 4.0.0?><cproject storage_type_id="org.eclipse.cdt.core.XmlProjectDescriptionStorage">
+ <storageModule moduleId="org.eclipse.cdt.core.settings">
+ <cconfiguration id="org.eclipse.cdt.core.default.config.1361411703">
+ <storageModule buildSystemId="org.eclipse.cdt.core.defaultConfigDataProvider" id="org.eclipse.cdt.core.default.config.1361411703" moduleId="org.eclipse.cdt.core.settings" name="Configuration">
+ <externalSettings/>
+ <extensions/>
+ </storageModule>
+ <storageModule moduleId="org.eclipse.cdt.core.externalSettings"/>
+ </cconfiguration>
+ </storageModule>
+ <storageModule moduleId="org.eclipse.cdt.core.LanguageSettingsProviders"/>
+</cproject>
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.project b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.project
new file mode 100644
index 000000000..c3bf79616
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.project
@@ -0,0 +1,75 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<projectDescription>
+ <name>PWM_Combined_bsp</name>
+ <comment>Created by SDK v2018.2</comment>
+ <projects>
+ </projects>
+ <buildSpec>
+ <buildCommand>
+ <name>org.eclipse.cdt.make.core.makeBuilder</name>
+ <arguments>
+ <dictionary>
+ <key>org.eclipse.cdt.core.errorOutputParser</key>
+ <value>org.eclipse.cdt.core.GASErrorParser;org.eclipse.cdt.core.GLDErrorParser;org.eclipse.cdt.core.GCCErrorParser;org.eclipse.cdt.core.GmakeErrorParser;org.eclipse.cdt.core.VCErrorParser;org.eclipse.cdt.core.CWDLocator;org.eclipse.cdt.core.MakeErrorParser;</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.append_environment</key>
+ <value>true</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.build.arguments</key>
+ <value></value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.build.command</key>
+ <value>make</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.build.target.auto</key>
+ <value>all</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.build.target.clean</key>
+ <value>clean</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.build.target.inc</key>
+ <value>all</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.enableAutoBuild</key>
+ <value>true</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.enableCleanBuild</key>
+ <value>true</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.enableFullBuild</key>
+ <value>true</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.enabledIncrementalBuild</key>
+ <value>true</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.environment</key>
+ <value></value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.stopOnError</key>
+ <value>false</value>
+ </dictionary>
+ <dictionary>
+ <key>org.eclipse.cdt.make.core.useDefaultBuildCmd</key>
+ <value>true</value>
+ </dictionary>
+ </arguments>
+ </buildCommand>
+ </buildSpec>
+ <natures>
+ <nature>com.xilinx.sdk.sw.SwProjectNature</nature>
+ <nature>org.eclipse.cdt.core.cnature</nature>
+ <nature>org.eclipse.cdt.make.core.makeNature</nature>
+ </natures>
+</projectDescription>
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.sdkproject b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.sdkproject
new file mode 100644
index 000000000..dd82e57dd
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/.sdkproject
@@ -0,0 +1,4 @@
+THIRPARTY=false
+HW_PROJECT_REFERENCE=design_1_wrapper_hw_platform_0
+PROCESSOR=ps7_cortexa9_0
+MSS_FILE=system.mss
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/Makefile b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/Makefile
new file mode 100644
index 000000000..1e68922ca
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/Makefile
@@ -0,0 +1,35 @@
+# Makefile generated by Xilinx.
+
+PROCESSOR = ps7_cortexa9_0
+LIBRARIES = ${PROCESSOR}/lib/libxil.a
+BSP_MAKEFILES := $(wildcard $(PROCESSOR)/libsrc/*/src/Makefile)
+SUBDIRS := $(patsubst %/Makefile, %, $(BSP_MAKEFILES))
+
+ifneq (,$(findstring win,$(RDI_PLATFORM)))
+ SHELL = CMD
+endif
+
+all: libs
+ @echo 'Finished building libraries'
+
+include: $(addsuffix /make.include,$(SUBDIRS))
+
+libs: $(addsuffix /make.libs,$(SUBDIRS))
+
+clean: $(addsuffix /make.clean,$(SUBDIRS))
+
+$(PROCESSOR)/lib/libxil.a: $(PROCESSOR)/lib/libxil_init.a
+ cp -f $< $@
+
+%/make.include: $(if $(wildcard $(PROCESSOR)/lib/libxil_init.a),$(PROCESSOR)/lib/libxil.a,)
+ @echo "Running Make include in $(subst /make.include,,$@)"
+ $(MAKE) -C $(subst /make.include,,$@) -s include "SHELL=$(SHELL)" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
+
+%/make.libs: include
+ @echo "Running Make libs in $(subst /make.libs,,$@)"
+ $(MAKE) -C $(subst /make.libs,,$@) -s libs "SHELL=$(SHELL)" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
+
+%/make.clean:
+ $(MAKE) -C $(subst /make.clean,,$@) -s clean
+clean:
+ rm -f ${PROCESSOR}/lib/libxil.a
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/system.mss b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/system.mss
new file mode 100644
index 000000000..6daae325a
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/PWM_Combined_bsp/system.mss
@@ -0,0 +1,255 @@
+
+ PARAMETER VERSION = 2.2.0
+
+
+BEGIN OS
+ PARAMETER OS_NAME = standalone
+ PARAMETER OS_VER = 6.7
+ PARAMETER PROC_INSTANCE = ps7_cortexa9_0
+ PARAMETER stdin = ps7_uart_1
+ PARAMETER stdout = ps7_uart_1
+END
+
+
+BEGIN PROCESSOR
+ PARAMETER DRIVER_NAME = cpu_cortexa9
+ PARAMETER DRIVER_VER = 2.6
+ PARAMETER HW_INSTANCE = ps7_cortexa9_0
+END
+
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = gpio
+ PARAMETER DRIVER_VER = 4.3
+ PARAMETER HW_INSTANCE = axi_gpio_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = gpio
+ PARAMETER DRIVER_VER = 4.3
+ PARAMETER HW_INSTANCE = axi_gpio_1
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = gpio
+ PARAMETER DRIVER_VER = 4.3
+ PARAMETER HW_INSTANCE = axi_gpio_2
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = gpio
+ PARAMETER DRIVER_VER = 4.3
+ PARAMETER HW_INSTANCE = axi_gpio_3
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_afi_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_afi_1
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_afi_2
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_afi_3
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = coresightps_dcc
+ PARAMETER DRIVER_VER = 1.4
+ PARAMETER HW_INSTANCE = ps7_coresight_comp_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = ddrps
+ PARAMETER DRIVER_VER = 1.0
+ PARAMETER HW_INSTANCE = ps7_ddr_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_ddrc_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = devcfg
+ PARAMETER DRIVER_VER = 3.5
+ PARAMETER HW_INSTANCE = ps7_dev_cfg_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = dmaps
+ PARAMETER DRIVER_VER = 2.3
+ PARAMETER HW_INSTANCE = ps7_dma_ns
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = dmaps
+ PARAMETER DRIVER_VER = 2.3
+ PARAMETER HW_INSTANCE = ps7_dma_s
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = emacps
+ PARAMETER DRIVER_VER = 3.7
+ PARAMETER HW_INSTANCE = ps7_ethernet_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_globaltimer_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = gpiops
+ PARAMETER DRIVER_VER = 3.3
+ PARAMETER HW_INSTANCE = ps7_gpio_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_gpv_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_intc_dist_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_iop_bus_config_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_l2cachec_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_ocmc_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_pl310_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_pmu_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = qspips
+ PARAMETER DRIVER_VER = 3.4
+ PARAMETER HW_INSTANCE = ps7_qspi_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_qspi_linear_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_ram_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_ram_1
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_scuc_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = scugic
+ PARAMETER DRIVER_VER = 3.9
+ PARAMETER HW_INSTANCE = ps7_scugic_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = scutimer
+ PARAMETER DRIVER_VER = 2.1
+ PARAMETER HW_INSTANCE = ps7_scutimer_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = scuwdt
+ PARAMETER DRIVER_VER = 2.1
+ PARAMETER HW_INSTANCE = ps7_scuwdt_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = sdps
+ PARAMETER DRIVER_VER = 3.5
+ PARAMETER HW_INSTANCE = ps7_sd_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = generic
+ PARAMETER DRIVER_VER = 2.0
+ PARAMETER HW_INSTANCE = ps7_slcr_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = uartps
+ PARAMETER DRIVER_VER = 3.6
+ PARAMETER HW_INSTANCE = ps7_uart_1
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = usbps
+ PARAMETER DRIVER_VER = 2.4
+ PARAMETER HW_INSTANCE = ps7_usb_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = xadcps
+ PARAMETER DRIVER_VER = 2.2
+ PARAMETER HW_INSTANCE = ps7_xadc_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = pwm_recorder
+ PARAMETER DRIVER_VER = 1.0
+ PARAMETER HW_INSTANCE = pwm_recorder_0
+END
+
+BEGIN DRIVER
+ PARAMETER DRIVER_NAME = pwm_signal_out
+ PARAMETER DRIVER_VER = 1.0
+ PARAMETER HW_INSTANCE = pwm_signal_out_0
+END
+
+
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper.hdf b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper.hdf
new file mode 100644
index 0000000000000000000000000000000000000000..47fa689b8abca63d0b7b9aac03bc45c695f97ee5
GIT binary patch
literal 475631
zcmY(q18`+c)GmBtW0FklWMbRK#I`1Oa)OC%b7I@JZQHhO-MruT*I)OZT3xlzUcGxg
zjlK3lx4aY>I2r%|fCkJ2aLF`F2ni>F0sw5#008XwT?bbOBV!Xf7i+5wRUL;^0W{C3
zF25CL5Sdg*+~1JK3Wd<{;f=1Vf`pP~0!b6WpRbpGW<pjBu5DwP4*VQX_6nD}Y?eEe
zWTJ5eRL7xA&21MHbR%9vL_ZIM;RvPUSxBgw!ToHah;CH?HryCtR~+b>!bmAmp8Zb;
zo6a@#k3Rj3O5(wOcvc2Kn>7U6%+h96v`Iz(Mqb7u6%|@@^iI$4=s+mcN-x?;#<QUH
zSurnLV`w-#&s~gxW#(>M;D>*qY@Y9T;#MZ9)vg;;T5Ou-`fad%j1lD#tYVgCx0-15
zwQw37#esqE3k?(7rLr1McIrHGjxwm%-2NTGbX)zGQOSYTQcf{QjhdM}y;pPjBq~~-
zXdLGLoC5BO9}jC>jRNkS#@xM6o@v&2i3w>Y-@kAdb`&&T6N%)d*CMTs&-Hkvlh}%g
zU~Tf^Qrs2Z%}7#qf=5pr8+7JuhM^CJKx?&HsONCI3rTJ+G;r;3y$}rKaYE8qKx-dg
zqE+~m;>M~llFmM0qudR%kyZV&EX}GsoL|Gnx05Lt5EY_szfAFfP1acRJK1e9o>IA1
zXD|{=1hav^JwhO}OO6e}bK!QF<jXF5DfcIdyN>;*OLC)xG^U6)y**)Qhbn3es`n(H
z<WU*y7ck56jLOe&T@-3dtY+YqqT4X7cG4WOgv3I38q_79FWJQWYd;dX-0t!BnkbI}
z4lyqMB=RjT{e=NrhlkLl(!AI^o5U1whRm`pJUYKZhOb1j#pY4T#&llVyqy#zGEY&~
zxR^*?@Nw?zM$;|nff(*LDV~BNJ~GuFj|AL}@t3}Z{y(Hih$B)u12+-s*&M&xTYpwz
z`6ohqlTGMci?4;YtJl-oO^=67>ZVNM3vXB(?hJ4F@8wGifc*cKFZ3_KC#xv{@CFMG
zfCr!fjEo)3O>OiT>CBwXKmf?!3;O^4U38q-<A~Q%ynAPYf{3pt-wBhV$7xDWil71{
zwDnQ3k!iO$W<cVQ0}WBO0Wp+QWuE+<;;mIcX3LApO0lI`8FMR&-b85PI;y16(ecsI
z*RHRvFYnhW+i0YOt)sIEg9e_mMI?)bQ4iO)RxO&VsnWTTfim`mQ4?;h%?W(fu@{ZM
zEv2fTFVS5YPODdaay$8RRgSAm1l)Vo+_;1ud73GXZy7+8dvVi+vlpFT>HI3#<O#1M
zZG&gd4SSM#s!-_!Z3O<0@_^l7s7Qae2LkUmtpa;V1!pLXK1l`}oeY()kD*(=h0zxV
z%%-VQ=kT|IK93e18e1eAwdkwQkD-avg)Y4=i}_97iN&>5ZXvO@yPCDrbQQg?wnacG
zq#%J;bDAys(^#=?MTFnt+cpYct7kKRX%9xPLeX3&E|m52xk`uIZ`0Wq<5?^uzfCia
z%z!VSmY(zLtpq1$57i4q&Rr*W+>J@L85HEd^ldvD4`;VFpI9^JK`+*waJdWa-i((X
z$xe_Ja^0KQZ%PY@Us_i8Yr$J_hFS)0D0PzhvkEqH&u*P5wuY#>wv8h&mO&aD)&uq9
z%WY1`BX>M(6*_(QTp00nRAxL2w939|8VyXBy1G3_#fmSf0(SG!yT47Goh`{(CO8t?
z#MyDH*+_Yvt50!{C1m&YM7YBQz%);M4%MZPa^Iwi@cstR?17#q|D+m4^#zEaeRMWz
zT)-A<|7lZ}#(FSEwf>W{j#;9Ljh<8+s#r*rrE2LfSoX7Y(r=4>?SPD{Rl|yX#;GF&
zosCD1$US+hg&2&vVq99#BoCowxchfX8G6<Vqn^{*TN<>9=>!8KEiD;2XhU*(F)DVA
zt5br067#XQjq+R=m(1VBJ8Nz|dQ+qsvj)h5zN%RS%*KmFAj5Gz*>-VtWV+S(?VO}D
zz-A2K8B}yMWX9X2Q*m{81})Zym*v%}E*4#f0N=|_E#N_62gKMxCQ{Vm4+)XI^S0?8
zC3Aw30F8>2g+;D;ZH=_};pOwS%EL8>GK5hSlw&L_iAY%#9L5}wiTzc~4d6c^Hv7u~
zHCdGNTn@@F-<!2qw)SEIwrO1d0=E48j13(SiHe*02SwX?4Hfv<&6~eP)|Kpm?JLsi
zf0>UX9b`D-ufPDAg&1VKWdq?~yuq2J>*tJhUkJE&eXLFy0xuBCF5)_kXzO!gfrU`+
zu+v@xnZLRZ-jn+wE9Fxk^f3dR#**&!5J>Jf8fuC``k^1t{b@3^q@_QP1%A{atL5R@
z_SqV4#w5TGy|o4!)UhK1kKzYS;Dj)j8WgY3FJ$46i~@1Y`QRTbz=y9ZUZHQhN+5F7
zv;Bd1J5{s?M0w!y9~(&kYz<UxC)uDyOtr<^`6Lp;YN=&(qV4BzY%yw5L+9x-2%2ic
ztCHt{rlP1Ll==~MKQwcn?ECoE0ABY@U@o9Mlur=o+bXi1RYjG-)Z5gugkC|IBE@hG
zUUuOXfmgm<5U>VOxR?|2m^%A{zR(Lfxkb1XcpAqHm$;VeFx>I?q^|Ncs7}j}tg^DG
zVBr}IhImirz#7!c*7!`)P<kh!45(9ZqRM3$U#Z`LMEd=*6!K1iKag3@gPvpjp4IRJ
z#JZhHNr$m0BNR^qfQ+78zt+mNIg5gCbb_tBZldkkh%a;RKEyw@_sNW^m*0}rW2i=t
z1bY)Vw88SO?b54JL6d`NAfZtr)R6n1tLoVE7+`zIvMi72cat(40BA84!$Qbo;__)_
znmhm~>SRt3l+lnIUS+dK>mM8Zw5kdut+*r7F%hnWKNC;dFe!SB)+4)55-bQA>$bDy
zsZL?2j69TCety5qfwCDfFrf|EK2=Uy1mJS&?hrgCkKxk+CVs&*anz~4BLIbCpC3=V
z)s5xhedyy&ntry#Vl=4^pf#ngFSSWM(IFPyI(^W^{8n=A#OFEuDs+V%_>uaEfhol*
z)M`vBo88K75gdD4r%}Zl-P1;n3s_LR&ty+`L~z;_-4qqN$U=#npLoyzK<$mT^B*Az
zrb@Tak-`ty<EZs`I`+CegO!kH?A(`A9~u32vH<4qb&?$EQH*q-wHtgL+&ms$UVJee
zNVZoPRW|5jeQgUDhrk<f?~l93i0Iq9E7LCa+|?;(Q@N*yygaq*7wY;{C^=_hZbV_c
z+nWC8qT@No-s^UDs}78;UbVd}H9z!#^zPsX52vS7*N$Z&E}h@U<=A4|*LN2lJYB)#
z(hS|@UkVo&5)DiUBR{&`yt)V(JM!@cv78B`k#>x&tZH|zr!<yB8~J;)C9hGs0=;F$
z_lSl~Z$pFYGO8g^2AYKfkSgfw4(va#OLcuiRgu*Sc-JPW3?yqFDuzave<0A)b(5oq
zSZ)~z(gaFRQJjBL8D`}*Q%+!p1GOT47`k1u1cI7ElxjHSSMr4(4|Kcj(zRyjYQ>@(
z@c!!B)&T7Rj#_1GL&x}D#}R`)5NkSKcX_>{zkAeZsvXv?(I;H)RD)to!{+l{F4YZ*
zbD*SIQ-vSQEz!Oh6fjk`mqrMBvnOnsBIz9^EY#M1Fcs;Q@X#ir=@-}|Y~hqs-A!d3
zHEHE35O&o$VCJ?7;~MrI`Wb5PG3~~$R1O;vVnFsR%vpqz`zxwpp)sA)RW=3~aIlt7
zV{Jq4mzn>ZyWx^5K**U$P-f>)pP{3W=EipRa}v3iJq#K*5fJtoh7F1_0a%hgEW&3-
z;KnEy09gG4`o%_(lZDCVWU<`=mM1YZh0Qsn()k3`;aB%DYoq&5f##8E^1y|#+UyCn
z9jC?&HO;aErw%uY-eim9oYbcd#)VM%rvBB`Ncm+&6_@pLl((53^q=sO#t$jUWFRd9
zb#6`1o_0@vAFr>2tDEc6f;m^$SK?Nb879W*RH%AonXO#Z105>oyHRp424ij1#-_sG
zsw^$qAgl@$r{3dOu1(HtZST5QKL@OI`?hSYhC7-mx)>Ar$l*Xfo95<Oam*3aK#J4o
z*y_HFhH84+?>qLIopDijHa6{yhAO%I<#UggLma(=EqopMppZHZ#grfTU_<(}UJe;|
zxK5Xg6z`7einy?LAM+F|<MXZoDkm47;)<T5O?IzMqY7|3voJ=skDdN2XHG^$@JW?a
zY8#R*9_kz8_*5Ielo=|z_^hcjeuYNCGB`ZEZcf7}^fO0c@yPw+b_|yy@8c`s_h<4X
zZka+JH)y=J`Fz_&j}OwW4P7UIth*S1B)U|eL=;w|@_dzWOPZCTAd$8nEd9fQTEG3a
zuFWH1JIW?~_AA~&(<>=1{Va-D&2kPe!O$H04LO0nHlhw;p_>~Ar;(pQ4(nD2l$n{t
zZcOoodw%eft?R9dNjl<?!_rni4k|*_<jWc!-sR*5K`ux|NMl)6=^r**XBM`_OB|xo
zqwL>Zmem-`E%z+AjrP-izF=`VJ$BJ_&V`*#gUgmzJ<h+#Ymrp{E+!$x>UtRe)p#Nz
zZXG-ggGApq8ES1_Uge9HZVZ~;gzxFwq%1;Jg2<`HFL>s@XSI=VDSqM>?P$U!?f`Ml
zgCR;Rtw`2ODiNG+DSL$@TTi?83Mw@VJI+mBvMMTr;5}MAl@cBMEqG;-G&FtYPj57%
z_ltJVZsQ`Jp;?7G#((O7f7r-v))C<W4BB!a{m|ZK)<j1ByjW|8GJ~+PSH+dMAdpgK
zOClx~qm2N}DP}w_IRvXP{zBzZt{3bkt)Z0WV2S&Q07WwnC{PhaA*X>{67WVKhKwkb
zv$%5N@n!)(y);A>Q#l*;{eUx9#L15a2`XD6wgDTGphxi7+i;KM;tJUzHM|4%+QLqQ
zMc7A?eMYF;CUZKxLLK<`BO#D=;uPV=4u`Z1#JV|f><rG~F4#`Qvu-4<#|Tvrx%<4r
z6WC<o{-9xT+90$RHO{rT3M|Xp=C~DAX%~_$HTlawj+Ibm+$<RF%Z=QcO4Ff;{sDFe
zsOT<j#kb@4vNGarMAfE2g}_1$;$!3;C&{U4h+4YHy@WD*MPnsvorf6b95=xOlGtrS
zL`-j_KHs;v>9%wM_U$$#QazzaNv*TvyzR@Zr|K`Qm%8-YI=&-WDhJSvPGIIImUBk?
z%M0eGGQ?13%*cU?_G@yDf4UKgZ?Re5(Ri(|-EQnE2zV!!!i(tdShY(t85ufdT4K@!
zCQs%gcH|hWwFqrQn6db;tbP!uAZzWy{3ckXRQkdED>;6vYN2|WFLh?*C0;fmaSBH=
z55qYn>5w%*(Z`;$z|bX*sudKdSi^OSgri6)(2_sP$RiP0hFOjTrEL&8_Jmb7#Jpy5
zE^h{_PIlrL&<m}0ylGWaBPrGvqvMF$t$0F4@;sM;Tz5d_Md$saj)><(dGWgL0L5gB
zUL`${=1+D!-5=wR&FuqZ4BkQ?V-#6&3e`^bM7QxyJ*t$zbJ5*O+>LM_XH~5qZ(b#i
z=($4%B#OLc4RxlXL}R3$V!_wS#-jao4Fz-#-*9O~(teil_)}Y{o{ocz{%SxDL=VD}
zltjr~SY4>g^)Zf<6~9(C6>OGlI*Ssy<RqJnH6XI3VNu&1bYYP0ojivQjoOxTUazaw
z8909{2y2RAEl;Li`}H4|jBl(pB%!LV`AyLE7#c>eDnfx~U!XbZMK_u3yGp-X`uU?D
zdKK<j4RSnkDRJ_PQ*`v5PtD7Gt1&$KsrO6xz|@1EU7fgxoWP=^^MBb2K@&d>R3Dmb
zvBHQo=kj6+<uSx&`@i=oAgx-DkmAS?-SFVxz-gU|sdd3J#44b|FZlgklU(JCg`6Kp
zQu2ZQy-OhkWsk6;`jf&ry#_31On`3BXHo-Igic`2!H|MJi57PMh!dsL&r2ttJw3(_
zAL$1uw~RVSHmD{@J?JsJDa4IFMYM;sSvSs7%_j;O;Sx{=Z}nFVsq?P3L|#rn1JDSJ
zH<yNRP!)N{F`&ip7#BUF1}i&*0&0%0qa6uKba|$318+DpM)Jh$)C0!1<gi8H$zSi-
zXdyGeRT~dP%P`C?JDt&N-^casu^Q<EB7m@eCW;OZDdoCcy4@li0*qX(c{d;QP=P4L
z6i$K`F5OW0j*bE2D62cf;bU}8-(mz_U$DZckAvmznS6uohZDU0ElHbg&3QQ)<Xj)g
z(e^V}q`)5CF=O}bsZi5D7RX4$f&pNLpg);#Rq#}<??D;LS^>T=IznrG8e*U8Aewq1
zkuxM9I#Kc<hm0~GkJs>(CM%x%HTfPwGO`lJ!!gf)V!jml&iqb%X|586zdp}&dXhMJ
zeWvQ6-g5S&b*75hjD3Npv8cq}Tb8_`;hSAKr`h0)Swo&G_HW;z0}P+LqZiEf(rnJV
zj2GPbWfhajOxs#GEx6zZa?tP05ol5(YlpCS1WpZ7dpBr4yn5-p9l%*u;YBheQHS6V
z%kyHVA@&R%%hOwwIgHLP4+TwEMz#VA%O||K7_Db<_l&$wTaOx2nvlmx`fr*nJ;_}Y
zIU(1Ps7`#un**mt6Hae#%hk_x%iGx1^oM=*Z_HYE?ufBo_~sIxcAHB5^AKM=?SVGm
zVvGce>s+)p!rZEsnqkykB`3D?!}ox-mkQR)lWo=OGPYdeaBHA&m3Bcz#L~F#klR&K
z`TVmMB=5){chMurBWs?mJlDD?T%|M~5E{8lppnq98V(WCDSTTL9N#6s`hvDeI^ewI
zE>vNJnR*>KI)w9L*^2#}z5W*EzIDUj*7q!x%DaRwhPBZKdvaBMl|0zgYBb2`e>6F{
z*J-$#b;#=PImA+9H2dk8$oy5&d6i7IoM_jmpjuX{9-XRAj<p$Xx5Ze21XJZ1jQL2R
z(4GNz(SFo^L>c*JkgTVPkdVvRiM(Lc&6o7uwwRv&7{ajgxkKuDOQ~6?61fg^E~vU$
zA?#~j0ir?MOsApdyEPviRvw7bK|6E&OV);;WL@re95E}%^1^G-oCB!rZBMvS>p4`v
ztQ6<|7h&2?q(Eu2W8Ol?t>?9bdd}bgApIyNweE-#y*<#Gc^)~~mHDphp|h!gOh6<!
zT2T1kyz(rL+PE|juY5}58xJBiu)N0;-k4}X3VhG?e96-F{nQF$#V0RU;YiV#bLl?P
zGE>FnI#WfbZ3?=3kLeau<Vs2g?=GxGifXhAKiw=!z|~CuQ^Q46k#=<uH#+dwUioU(
zg11kid7QjkRk^k#tMk(Nf~I!t4sovYX|<jz2EPASYkQh^)B`BmlO<^hTDG<#E5^sU
zM1m*CKS+#4+BuFJ<3{Pc*YcLV17VIXB+)>bDxgNaG^%6LGE?MCMyJl9h;w@lRGYm?
z`Re(bu|?x2dio;SY?*;QQ+*cY$ze&k{#>HDQ0hU|pA8*hcUKeE;v6-3y!&KO$xI=d
z;)9M_C9LmTZsjd_XCltp(K1?vb}xymOp&n~!@A&*T!KXhs^IN|naaPyQG<WyFI*f@
zvJqb;nrru$XKAG5dvAUBZ5rdc-0`XQqM%&ecoSs8<!uLW0Na2(C5dVBU(Lz?dO#*M
z$Js40xJs5;&*;+^B?2;r)>3Hdi@ISaWxdKI^SkL?RC^p-)roXFLt#l+(Da2HB~4L*
zJ5FkhWjtFLS(bZDN~xROVe|D*!j{JbGAc{al-V84vb+lpy8+9i_4*)CopcKF`{JAO
z+5T|XdE&6QJC&xV7a}^uD7~@S^s2{SYw`wcG}-l;L<5^UZTFm3tRXt;EEpz_e+|5u
zk)wsZpiJjf&f?g^e^+1d#A#C3qDzHZ3J~GC7*XWcDbDfVYO=%esRRC~SMOpncyw58
zUda0jV6)*eH-zJW4w|LiRvo$5N2hV@lj*aGuclw*L*!D$sgL%zy;vLiQDI`du>WJq
zr9k8T4z_}ar_3PEM<+Wd9->iXvb3C&W1>zV4HDYTzvq`rl6XTC`NAj*{B`idduE~=
zxxLtOD+joAP0dLA^AXKdlqEIs#IL>Sc|57dx@p$9ZEJzk1S2UJ#$U$#Vlr|D6XkqM
z%A=*#p{sXYMnfbO+tPtaXe*s?!_wNqmFqN(2`jgiwXdz7udNl|KGc4u-0VGZ)=hM2
zq6U>U^oE7tl7xZ@RvmmvLq3j&=|%er{3kBPFv}xAL`4-f=Jyi6kP5so+^R?5!pohc
zWy5-<8j=w8+^iDR@NBy+wn=fdyJ0D6j!o!EKZR8Z6_1T-=*RK6O_y?OaQ>dL@k7hE
z_m+fnWB@ibx<%`yx9*w2%k!?_+j#eMwz9W(eyFdTV%?2jV|t`!X_G{i0QamPrH;kM
zppBF6P@wAiORQCgmVfLLf4p!f=`=+z&N_2eGdQO7(a1cL=zjB1u!=$dj<qs6>gYrZ
zBh^?pcf#`dEfS&R^X<`2V#sBSFX}O`Ou4d05<xZL<!I_|twJH5%VKwV;hfPYny7PC
zd3*Tfti5*i32#v&{@Wq4CBO(eh3H;wQgwq<WB&>`d&X!3>$D|kQdf;bJlu3PO6;GG
zeq+=`I$N~X_|}u2+MNm?3aL8hYeSLbS?aaz<6<D@k<+f`{K_^qTYQM3{h!6M3aVm8
z-$)$bKNlY<Lz@;T8*SC#@1&kCnC>AS(aC0-#$qf_q>~lB#8v1>-m-FnYRGI83>FxI
zUJ4fE$1wi*xKXvq4G*H$25H|Z38%4f5HcR%c5#Qb?r_-MAtdPjEWbR@<t{Cb%n9Rg
zC}n3UQ_Gn8Uw7p3V(*(2Eq_jg&PGdpE7Y>}DP*kk;P27-rc%nK;xnWs+tEV%n%ZWg
zJPuvRr2llL?mjZX4qclq0XY}7c`}iEPbl+cfW<lZN>g+=>uz7%uG7(fR{sI$R&^D|
zXXsH33(to`W3;75^rPMX#5#K|(lU6yK-Pv>)4xj`6=cHE`YDXkZyS*CtZ9bbifz@a
zkAdbp{Z*`bz6_OUJJ4$=n^~tJQ<Vd+hx5lB_E{@fEx8--IZ!i-kk$-aw(tYb`WM5x
z4F1k2ix~*Q=<O~|;`^G*om|0*x3G~PC=khy?1w6nOLr3<ZD{?K?7$K%HyZ_moucDV
zM=tKlhrFT}x0`$8&P-krX2`)O%H1!G#&QY5BS(wDYx3soN4v-*GlHdOkkugxp|SJm
z?*A-qNi3V@ejLGZX?HmZ#WAbcZi)Xj!yk)fWXsov>~_bj2*f46YF39}TBWQAhK@g@
zF806^4(NBUR{3P7H9lcKdsc_+M$H}AvpSM(ZkLtgZMr?UFPDn(=YH@YBpKw%tPR0X
zjV&3n{gUJQi2>(gI$th6t<i~JNBJ^W@>IT<-(jO_i+iFQMpl`Auedf;Ba<vUnROq~
zroZYUiK5xbWZCv(847;1^k8G#er@O*<&r5MrCbSUiE@t0RM?}LgZwem+K__h=Ql{Z
zoH<!Y<ICTvx-grq)@@-cPg1|?Vvc{W#Hv@Z?ftKDJ^$N<?hh9B4KRk?Q_CY*)!NAS
zQmf%YtKk=Cwe3Qq?LtuGk~$cvYGD>f*evehH{+nGZmr4Uo6<;eDvTdSXCcMUiz!0&
zw@R(IN@+JiEw@S|`Ih2<3xBDPxbmcO`7|O->#MJKhZ=)#GOd`NIU>EaeF@CS$P%Sr
z<;)fy4QS`G;~NFX{xidju{j4!)Jz^}=VEYfqczQvT<d--;g$B1omR;0Hc&hAJiMVl
zDJV}99DwGXD+CXg)P8@bV?Tv)oF2g2EVZjJ);O=CYjk2eMVhGNj<f`&at}JJ=6bW`
zwJuH8JjYmC!9L}em{?5!0|k{+j<L;y_<-eaq4r2$#klJ@bKf;q)U3B2clm2B2F6y~
zJ;&-@JEvaqIHSr3rZ(-?xuZtVJ>L?|$9KDot_VYRus1iH3_Zygf+`^D>9(4r^FEne
z#xXWzt0qqSTnWEzh(_BKwo6&AAM2Vh<a+>o9^@rZ1jD6oF*-b@mX|Rzon<kQNDm!3
zbJ(r$ndCObFaia4VX{FVSnE#yd|Ohpu<y+E?}LLo&UafFO%BH}h+SIVo~yNm+o@4Z
z=OpKkGB_*iv2wGS&9Ws-wG)LMT{I}etutR%bcvK}vm=}Zl7Xjklp~y0zvd{j6W|vb
zglJ^;WHdFLP4*n|OJM)xq*5J6qvsB4ji9ZSQ3YujYEXH5r(1iaZGEU=kqu5`R3q={
z_4H!ePfT?ixjoj#D%V&v+op&ic)fp>D!k?(=G3pLyh0DiAw1E}efGX-3-T5l;NYJ1
zqOTooufQZW_%zx7U%?O^j19hjJEl0PcTDU(3-){(GOABcNU8fBQU3@=k+GPj|3^>#
z|FICTzYE?&QaT6|pSn8!eC_L@l0}Zs%tqN+t*hs0-?M<{YF;S1NgP$#b}^DLtU(qP
z!)o1RhFVN2ZNIe$FxM>nMYAFs^F4>()G|HQ_F`h!6>%C{JZIw-ooN1@bUD`d!r0PP
zlzaz!l(LM|HLi(!o6pypQF*$B{b298U2V#9%WJtxB1;wW^LH$^Rul`rF;s*9J;Y&c
z+U(iIB40P6@ssOFFpc9p`suGL`xmYyHip*redYLh$~{=@IRvNKfWW%T3yw<wPdd0i
z`ZLAKhj}W$Kv#XC8N8Z_8j`Fz5gy2VC4S+@ENO|c)5CT?`Z`+nWE-e_NBw2eU?_c^
z9`>(~q0=O?W4anW?7TPbM=4b0#IBGBwe9=^sdc};j^C@YtK<KyWJa+Yb$ZX=Q2ySS
zyg;2L4gS(L>0&7z+N#q_&93#}{jB_$1<yFR65-eEVv%(#`IucMd)Ij@_*Q*tCe~7b
zHy^>8(RS99mL_eBreAdPLOf-=uLX9TNh|b`ai4|{QmBr?>M#E&CaAcCh@U9-%#o7*
zsLxo>d71l--eNGODbgtI3Kbc4vHXu&$BgpnI2#l^#KTm3oCFz>V2+{>tC+0%lCcEO
zC}{dx!}mhCEP%?{>nU3whMd(4d__mGNF+L43Yl4c0!leCoHZu&1^4FwB;&hAy0gjy
z>+?ZxRck~kW6mhqm?iPm_oMb^wI+-Slk5bJ%3+9q9p01TgvoOgH&F9W>64hVu;B%#
z3|vrZ5Q*3>yU`Dh8ghXOd{l2hS7iVFHNuFs+s9C!ioz$ufvfJT-6!hf0Fs02XMxpl
zwIgQPqd0y7)g^LN?5t45+#HdibZGZ?tIzs>DAGkWl+W>xx!+@vBMFm^h2M)3l?TVH
zpYS%(J9%fSIdi3?t;@H?$y@wm<oKXK3UDGu5br*gFtbn;Lu{loU+pgSdAtX|`d7Bv
z>E2FUyp4=>R_NQ8g=2NRUUFMyrSzh8guG~-FGbJ1G^aZ9zQ(taQQYnIM_HY+zBLCY
z_uUY5o<$%N<~h7X;LB9$qQyravxRCZ8*<)9pFLW+c*hH3ygG#%b=N+@cc=%-FF1K@
zAqokMFk}5Zs6-10{6m4zHoD{x0Kra$&?eKHILnPFOF-9}G-n6g1Y?sMR02-@mp-|m
zbu4y&qM6aSd<F=0Er(V-GS<E0I{-_J!6A=`j{_M%fNmwrbA4y~U-xt$9nKt#Uc+{)
z_>F}hlYdZ<AYV)qfE;*x=66XKk0%>DJ9l??zVnrRYi|Q(X#=;{Hh<eVwRw8<zS?=E
zqM!atk`RbbWL-^WURv5>SM9Uw)<EqcW?u41`DWtZ-VCJYv;X4jEvNujsVHU+;rh5_
z!2Y<B08+j$1~7Mkl`<boZ=>lg(f@*iom8OB+4i%h?%P<3Siq}yn{$GqTLwdGj>W(L
zqK-QbbI3c+bYO~wB1$~$(^k$OBj?xH%~*+NJQ_o7wx&C3&hLYFP*VKH4?n>b+fXQ4
z!gKsb$YvK#!|FvX$jU<nor5WzjnTb1m8@&~`(ow{f(im##&|zI4_9FFIh(cD9KIJi
zx4v9np82m4zB?w15H9I%phkGf5hESx0xmT6G%`10dV6Cr79XUHzZ>;2AJ&__a=7A4
zq;{0l@+1Jk3_OrJ-i8|6xf_PLFw?NaeLNdcwZ{|kpT8#l{?BB4`HB4r0fke_Np=U8
z#3;7{)YO$?Xh~H!rn!G@%Fo@C`?`^*x?t?H<4gs~Y(BNDi0Qk9Z{0HFVK24CqVd#m
z&ywb$H?QSwd6?2~GooP1jtp3RUt)8i<Kn;Ku(A8*@w^GELviuvf!&pHd0Q7qVafKE
zjcWu#5TsM5O>c>S{v%B1x9w2xe{HXJn;ed6;Gcg7{j-ZAQksf(7E#`3BO#|N^X5{c
z4w_xvVTE9SqBL^I8QD=dcthnh6R|v1?8?&_`XZn@rU3n`jGAh&Weo-W%?~@1r;we%
z4T}|?v2l5qf&8$@za^WBDqu`}4fWGZT*HPEW|q*lNx_-G%E<xd=LV1~z#uD4;i&JO
z2Y_{rh-2`CCZs3vYxu{@m0V#!59EcvV0-uoJySzw(?2@>B8NcyhDs719zU?+V;*QC
zs6+~2)xzmL)|Jj(^xibuNIdLIyYtzPAr?$Ii&hQCVO;xW3P!U-0fyvBkb2q)n0}x3
zWl9OY;MU7pK+hkhV4J*z5y<I+cS>Y%ENu>^bU`xIYvU(vvTk@LSD+P>KX86xzbAAA
z9@-BcKOJ+DFdnK3!8B&Xe~FCQ48mU;znw7!L@=hupFN0qc)v%h56kFwyJ7_X_rHu9
zT(Eeo?^b!BrA-88IW*9B){S7%ga>gaWsYJfLlRGLnSRYMr3f!yA~Mg<0Hd=p>pcMQ
zg$~2p!W-jUd$>%`08Hsa281c*m1%|_5Z^)q2al#|<_pMPM4XbZdE#MQVriGS`o4iq
zv!wJG#We^oSc-9@{fCC+KOEg=!G8b2SvG=<lBI=>@dt%q^yb*Ai0oVCYP3_=T1uqQ
zN!lL@t#kR_o)Pl;9UCQoYF^<ni{pQ3#prXuhu;)GwiAjUHZSMjzs&!~m3DKj8JzEB
z#hSEOT{K`&ooayAU_|xUuyMVFV(*+P@yi<}Qp=hMrcD7vRm^8Go0jo(Ce44z={zVl
zr@Uk<K|%HoGYa*tH^Mw(DgKzaIZ>%t!w<)FLM6x$)Ql-09?Z!GuvG4P`~gd5XC*EQ
zn<kA-*qFB=k+t43Vgzbnxe7zc%AR5bu&OrI8aea8j99xb7PT*Tnl?L+vQ<GbG$SoT
zp16cxLS%^(_bIe#f;Xs(9S31Sv@festSsKbfL$=dJ?EQL91)6L_#2{2KuRT~q=Ai>
z8-%FP2cn=9e0<?sVIvMvQ%r#<3c*N06~KQ_p){2HiX%mvTkPnzA0jzKA+F4&tC81h
ztQhXnD@&VG-lOVh)dV;9H_7*Ue}CJ0LUl!Wx)R>Qb`yVIPwSPPqsIij*R8`9XmIqm
zr$>SeY^#%#qf#TU%yi-se7b|Paig_%<q7@#PRr79WxR|PX|uC&jqO=;0tI-neY|X6
zcWBuN{I_Cp%rhpf+i52-vdGlF%Ge%|>$4+3d&E(5r?jj{hemK+E$`9Y4SKU9Nr!@0
zzE3>!bBw3nFK|M(e9w;&eMFFJh&bgp<LhlK4pqdL-Neg)GI!00Ko3LVYN*U0ToB`e
ztQC_LLqy5$vcXQUwRD27SnViH;iv$Ks}Z`AadzxDV|a;Xo_WAm#=HH!RDiQl_VA@5
z{$OVMzU^Ga4LJqfnP}c*Gk5E0#7<W7RajBmc%2T&xG@xQ{7b#oh7QFkatOguuoJ;H
zj}->?u=Ww;oqksXT%ZCUApWQgGmalFuKiKiHyF@nq951mTX(8MA)Opc62}#QK)x?m
zX|$a^<;=8S4usOuJ1{i|K%8r>j12-H(s8bOr-z?btJc~M3_6{50{$#%!~Y9Nw-?9+
z7L6`dm?-zP@5$0}Z-Z?SYFRivpK^48p8R@-%}?5<4%<|q#=J1d2vx|4XytB#M#aU*
z8~Z~(h2Z$p?tH(FC@Q0!wI3wYxRDQg8(K4-!uhCR@Ij_ixO)m0nfkRfrAV*pPKgIR
zxF_iI@GrABxrh<u+bakzOj<fDN$Wc8CL~sc`!dm}8yJf9VZ5*hw+fmE5uD>buGi2x
z{4C^fE$I7?-WTnx{;)=mr+!GC%p!w<CvDRK6BAb(sXW)~LX((t;UD`i^lZ)cxLCp@
ziAUq}XHb9N<FC+(JU<Z;3>cU1t-#HyzgDuDmtn1Eewx_>ow(V5bHfE4J6$F?9gnZ8
zSY|K-H8y~khxx3sU`q=KM>Y`leHv&N{aWJDVz``!4``nwNL-A_5<WuHQlH5_Z0mw)
zQQ3Xb88^*vPr5moXqSj_G=+p~KAT2#MH?T>2*HLaPGeR40#}TOK#o81?{#QF?}R#k
zF_kE8pHNsm<Ai30P01Etul7ZG34(VM@(W|9;0JzE!uw0-9!`OTgP`_kS)jk52;#y}
z$M@>9MF*(Z^~Wy9;MyHO6S<}mm>Ay(?*fm4X%X@Gt$_Kt#b|PO)B%dIO0eR5{I!Sr
zQsJ_4*1%%KJTOX0N!~~z?|~DA-(0tIu%!eUsiL2x^@v)qa-C+J_!(yVpC(a5OA*~3
zvy;g<Iw$WrQ22VS|A3SFWIfINrw_S{M({<7M?M12^x`jX#?HwgmNAx~OTXYawyt)H
z>_Y^3rTp)iO7Ny0uy%$a<*Xekx=;GE=`bKT&BX|$!vk=e_N%l8ApE78bTqs&_@NeD
zC3}ym7za)y{Em>STzDF{OV<(urm}diiv7)Ta#~;NqI@M#EfK{U>4JBL8_l8EQzN$N
zDqZ&oXxbo7Ig;W2*1Kc;Chl@T#EE2K?Ul-Ps<&fEl31;m51T?s3Lj(9x)}a>@3s#g
zCfo`Po>+wV_g&DWL*XpHUosZ^wl%>W<Vj<mbBNg@=TSVdglRg%JmCWdidSC5KijGt
z0<ktk=)h%>z5+q$7WM6EVv)eQ9qIO+;7Gz<pv_)N)BN`RjR}#>T>zbUBGdlf09Cy`
z9{EU8nL;@!HHK_`phSx&BorZTG8xw1gBn>2(To+%0r2n*p}j9+Xn5Ib%+=^T<pAWI
z@uKX<#2A+yj$@zkYO(f(*PpU4fI->ocX<F9<X!&`uh1{BPD@Y4%0<}Wg`mVPGl_!6
zhjK7G8m_<;-CLh!WJT39uv$opl`CMy50aOGm($S3ZfX!&4woPRwLF%_fs^@M>U%r_
zelm1ze3C3JOSqII*<341Y-|?{wss>G)if4FLBDeVn6C{%2!VSbHKG}JCFV_PB@RHW
z7mxJ>wcI;HeOx#^Dp+WlFSlBGPVZ=9=0NSimm&q^phP|Z0gBc@WDyC@(~qIRH`Hm|
zCzAS?KuE|&LuW562!E#{gq8HzgZdhM5f-bFvl<gC>_CNOOTlPrml|U5ung1l@M6{g
zv6JWCD2NT7haU#PbjKH_Ad;F}G1(dKW2GSERBTSa`YI#tJ<(Qi6mRLi(1QBnGvnyC
z|4!{tw(nh&>IUZRn&Z&@klvpSu)v8=l}2f7_4i+n-V~3w*|LD!qpR}_*ZJ2J;ACr;
z){iPHzKn{`wHsL@1?5`ZFXVd=fQu79XqsnEnl`t{0;2;jcd8)BV|Q5}rhEes&m(_X
z%H*sL$|>wdtO&7NU0)Cd0y${cOi3VHyY#^4@Rgy#(4Sp#1yARNC@Ei{t+s@;ZZo^J
z*k=;25%E&uyB~Q|_O9`3ozKQ_3D#Sg9Z;5|?awa9Z+diInMvB+ZH)qgI>2Q+1Hz8n
z3ju&4ZBW9kF;GA`H43tr@NyOiNB}%dgh>KV7-MQ;Uyj@^_@Ei`TOWo`b^gZA@Gn;*
z1Ch|a*x-*A|BqPzK6ByQ?4A%8SIIx|9exYMAhdxN-nD<ci~o3L3dHdn+~Ckkw|fu~
zMz};i(SVD5Vm3x@%*gN3-W&b<N3gHX<~*dIzS_ntEE^8dQ-og5V1QqN6ybm1fIN@Z
zoqad}0bjaV-m}drOz|G>k2M4NN4^;iia8gdTiXnb0b|uCJ~>wTm^qaK>~Bu2Z|n4k
zK!rITD;-1HR+ygyGK>jL{!y$PU2sr$KLRqY61xD9Y6H+i<Os%N55eOE!D9#EaRC|<
zsEAlj1aXQ8Wch1bVNJ?<$bf6}hi?Bz^gKk&vk9Hgv1My_PTC=;II1Zk&45q0xqy}F
zIRpO9y$&FB>I^hQwjB=lwTlkO0&~)h9Z_!uwI6-0jyTja{R>?-vS*F=7+GHkFKV=n
z!0Jd6#LjGNg_tnCsx1<lrhy<9?XhQ$nzy+FZBTE0(zg2Ot{l2{=}AA<hG3&MgpCrr
zXGL7RwZebFKGQuPyN#wm^p-`-79ky$iD`cq3OIAPR}B@-DJgU2Y4s4S4`C6*e<&wT
zTxv>GO3*$c-meAwN04cP8g63B*>$g5@GUQlFpIzr{6p58;}dO%B-;R%p-i&w_G$C9
z<<{<@I%8w%i#mzbE<Gc09IpW*ZDpeGeG(P~mx{_xy-tBs&*~y(IN#<IBIWshgmN!`
zE~zNqf8o{cQU1mKVj<0tTUB7{egu$NX1vhyF{1F{x%Zr}$6pe`U6uXi`%}W22TU5W
z*asT3u10w7WjWB9KgU&K`c!tm?SIlS37xF1z<J-f^*eQHTls7g<*JNyZS@JbS?CQA
zZtL@&n_9H&jofUP;Ti&#fPZcmeu1j>9`>R_W9q#l$Ys5O*vqsEJas-gVSJ~LcI&b9
zW(RwMV9eOg!G<x+2Q)RqOb-T1Td}^<CdRM=hpJDpjCF<E&3EJS;b8_T-70_~@Jdij
zGN9`<+~bR;BdesfX%H3c_BD1el1m>_`w1fA+-1)=zcjZJMI?wn(iB^7yvzDwU)7iH
zTb1zh=vG?f`v#Z_){H*8w0gq^dL!{ZHHZ1nJ9=Frru|Y7CVzb5kjMo;G{zQ?e;@-@
zKGae2orlQa``$V&1FPkZpzfUbq8IFsy2`lAf8UAJO;=7vGeH3SK3_aR;-~(DHDE6c
zbWo4DT|alvf}hWG)L9^VP4`HukDl}EM=eo6{g0$IiM(}JLs60SxahzKrNx4WNWp`M
zO+a;{+YDk-2qA}3iX)lO5GI_-U_etR{wey_Wl46}1La5P6Ns{#`+G09QL=cDR7@}@
zi9$&R5sOBei;GDivJFwI85bkqz<=J1qQd0aLX!VgT9(Xdus!3wNKFzmV9sDO=p(Oj
z>yWL24)7Cy7Rbo8dO2hOxfs^>-P^^L^`7Tcr@#q}o&fzx%MVSy7ydiA3vnq_jorJg
zy9rh%^CZvp@qB|d3pdR7;4I;%ho4k)thYwG(D$ZqLvMc3@<IpXYgnmh9FEAncM(Ea
zu+c1{uR}HnNE|1(=UlEQt3LX=hxXb`+rzcdIfE3OGbIzVqS&f!yKPJyt3;aI-}TM%
z{rYS$+UX%fmMB8GQA)_yx^>scq8TLtd(ZmZGrQtDLZ7VyF7NbgJgdoh*mNOz@8#IN
z#7H~44Rg!zs(5@`gx9`1tBp*+&c}g2hG1*ufGB<Nf#u0QlIpu>uQPfp;SZMgBgS^!
zQ?l_YhsYb;4VimKN1q4W4TXD07o?dvrJeH+4n0sbFm9d1x0=XLr9aBP;gt72HM*d%
z?RgZ)W0iknY(FU=U%!?~Lts3FrT=_}BcrWGV<=NY(;LoJ$3jywUC+S!`6N;`pMd*{
zvIWqYhk(~3Asxfx@_a4BuOpBox=mxToU4giLCT9B&;;s85pQvIlm4+K{ELFmd_4o!
ziYXuN;j*0v<pIg()@|2(;v3+!4^jehTLT3SQbB4z2L>9hINjg<Vv+3QbmY6G=_4Vq
z#jV)8Hx5Q6p@#q4OdLNZ&c14&V?f~RiWO!)aL|?gJMu~mhNs=_KD9gSfDXRtj&93i
zD!AQYs=$Af4k^0L8(mmsArG#5hs;@LWc~Z|C3`kzc9lTP<$db!<22crZ6pb3JIWp-
z7{5|@lO+&xQj4yo;9vkeXvbSvBaIs8H>1O2r6qFAA66FH&_r&;AQA+WC>Dg?*z0vx
zVVFJi_-s;evv`9b-0bR_1p(sP_dI;eWjO>G(A%!%Z8keh--Wo$u8Dy^c;e*0PFG%&
z_#rg+WMMZ7K3AsYkhf(o91oLy9(R26z=xkH59;!_<iPY{|A38rrT-G>5L1KsZRQNq
zoJvTjZR=NVyj=;BN$G0;W6%@<1^mx-w$=JUF*OW6DpB@0uV${W2|}hVKic#1F&k(<
z`w@eIpBJO~cd*H_eQZnYm{Cm{{)Eq`L9@X7?w{Um8rP-0cpyT%p#vy(UrqT<P~rYh
zvyu#IQpEzwu?#etYb_EQ$uDaNxMo~3B_i>O6*Me^9(MumXM+$3)S6Fq!iR%saC^wl
z--<}7&7l+zLBZVE&0nb{PC-JwE2O%&z%&^P*S0(ft0fz=-?da}tQodzFK(Rf!#c~P
z3(5fe2XmxAs=b$(5M&?Jo&rC38O@I*?OBdeo%KeM1}U5gg#v<MAQ{7lSP(%eD6}#P
zs?D9krkO%a@+JEzH!Uo-@EZstiUYEEpRUgmqX?D^uubQkud4fRnYOjaodN*+q~cW?
zvV&G#9~i@xpjL1wRd=R~*32!f%~RJBF8*WMJ@>}`ZNUD4^(z-M5Yauuk|=1x-xq+4
zDDBHVkxYJ@+k#(U&Q^elIGj!q1d);dJbAB5a0@pD-tqgpLu?oheX(ZC7rY@smB?Nq
z!e!N$n57r%j%_Eu?_)7$re}Jik4flrqj5v|9*MDA?Vf*lo{Qeskj#+liU^bc;Lnv~
z5lKs}K^2eFbB~4Rm4E;3bs>0bDIT}w68k=ww9k%D+GR)jQXyFzDRsM;wA+LoHt|&2
z6veXC@y_7$sBGQ6U8e=ooMx!_bT{yx!I;5rLT8iQNwPs1JuWtKwuz7R=Q^&bOiopf
z(^%Efo!gk96Jw*&MuYbtNn_^XBB|$D*Rjpb<l&#CiD*-kCFGv_%*AQ?g3@Nn&kc>u
z6a`ysl-<{6Q-+rSl{cQXWQhHTfBq(-e-r&pWE-M`A>*C%xeoF)6fzF-Qj{+C@)v&6
zPiQad+Gz5Q$uSpc9u=oR5;C->mE-7oVGEpnuo#wt2(M<QC?a%6DZ9IxN7B$wq+4Vp
znMgP6=3!a7^o@ywndxbqdDgGvGE1ybBBpZA=pt&8j0rMhG;9holW5*dj)y+pPGWy!
z<D7B38jmm=U}Yv>9b@&6BI!J>aGn?sQGI7}$nAKq4QkSZ#GHLx+dgE~nEUQ>-x%$8
z;}U1<OiH;r9koG8YLL^NB4_PPcjKVa-F8)vw`16wURZyCOF*@z@{@x^koux(5aCoa
zB`64=4Uvs|`!T?3l0}A=Npq#Xqj+vddu?Hp+P8>YHoYal<?p5>!^L~2ae)8#0C#H4
zjj?}A`?d6DG8n$Lz-#H&VhXsBYTD#wE?ip>wsdnf`|odXFk~J#oee!w#mPku2xQg3
z#c4ikM>>no<Il#dct}*>zow-4?^b64{z>gRAN3^k{0P~+2MCxR$B@?n?UB@zQSCge
zK92=jS0yRf4#_?w8@iLLu}yW5nC<%&9F~W-kM@gE?HR1y+oDao<tcL)2jzIK+?GB)
z;Wh&r%tdQs8r-)|i~nH`t22>pN~&|(zbFR@V%Zo}mAP3QFL}KEe!PRVJEm}z;Sy3^
zT<P+l6wkHI!iPwvzNYx6_=NVnZq&EHyzg;PP7Bk#nT_~f>9@0h)j2H?c&=QTK!j}@
zDzEc{0+4$84KH16>F!t?dismyH7PK7b5|UxwFPnR$J-ges@kd--#1rwRW5(3s+rdC
z-UGv1<pkxDwkN~POrP)K$-k!kl?6It@{DW`vAvwA5*TEF?qdB`grsNc{ImH}v&ALZ
zx)bds50Ur9>gkJ1$}B|ttz^1u`x7(!{>ytAk|pI!_}%dQNV?09J)Zg@YgsSu7~J>}
z1->oGKbyS3`Kw<2BWu<B>%MAYE*IUJZ3f}Z^xg2;Il~*`b0g%V?PV)itq-4vcYtx7
z@BI-~@HN$o`qhJk&+TpNUhOYtj7Jfo*$F>@{6jqcYcJ$$@43r+)hir%<Z%se^5++*
zz&l*`H9erW%8I~CbI!K%g#Cv8nd}o{tG{bI?fK{P;f59W8$ZMFhQY_2$=m(h?OLK2
zBuUH`2;mD3;m8&sES~Tyh%>fJZh1?9=JWFLCd#W53`(Pqe`B*JLZ9m2so`XdA?E$f
zCHkjUxqToPY!B*ruTFoo0b|r)-{U`Bb*}fJEvoY=%E#d==k1r$QNSl(*>0cTcjSsN
z_o+W2Q|Sc{1-x9iN*d&BdPBaO?Sk8AmxOjVGDZT;J)bR07s843jZVE!cg#I?vASYX
zo^Q$k!4og7ffZQ3AhLn-+=?pG>dATYE=$PhBy31;sz6j;R*bx;q6~dTN5xe8eZ8!q
z{4gw|{A?BN|BoWM!RNbJQ6&4TFS{(F<NzOg1vu0=v!5#vaQIyItL48rxIh+iPQvVt
zA9;6<vHo*z-B1gfS(+WP&~<px1Cv&NSWvTlxy{Os5G~24`XhE=giS4I2U2mDEX)ng
zh>5ez6jA3`LwpT@w<o{3IbNjm@zOm|W)UxkV>=DSn^AE%T%I0z+d=ShgsHY|2ri>7
zUOqt_lfowXBmEfqpNh`4dlpY`U@|*&ZSs1~?dZfh|2ya?bxeIzue&kH{++zyTYaxt
znIzB?_K)09I<4Ol-%!Zy@Pq$XfZ^>%v3?!%c3AXWS@K+>NW`y3m|(9Oi0IWZIj~<2
zdn(r96ar6F5nSc!40W*xo_UDpOkcH)lRb>Q^tZ3>bm?H@y$)AV6tnN{2Z0N|PV|er
z5F~VKXebaIqo*F~>IYUgn5ZM@2gP#%9PO!v0z;5mN}DwVZtRS$ML{g&(RshiQ9Uaz
zyxCk3reVUCax0iipw+aW`mwn`N~Wilh}_-7?uk@`9}Qnw5Nk5Nv_s>k=VSG6o=gOP
zTnllKA7JI_GK%SxyHy_{rrY+-C?Vc-;m-~pH|VwUFddBOJpOd?_i6tfOcM8?{Ym;*
zgK+@gDm}Vntl+f)C$yl98J-TBB=N+&Plwt>3Ww6X#pLa)qPt9Nij%lpvzv%r;W6lC
zTn;u}U#3H=1YvR}MDu~jC*b}J`s|}FdC=!D;z1FBVC;}1Pj;N1b$5b^ko#4e9U{39
z@-VUVm*`O8#$t~x_xqd_y&oR9T+6zP`o^cKkApx8NUZ)SCvNbD9ud>+5`tfmwuu$`
zS0=_F{Klo7&b*|4h@|n5!wdC6Yj%Rr&A+k8S+&u>g4BV#lu1~Dm1q?!J|x{jjc9&F
z$|mJRt@OQHlZ`n`5RCr2lnGc<flPTN%(;7j*9-KTJY=2%dqdu~HZ6?CJhK)%9b|Tj
zOvRQPZ7%l8wI1-=r_M=8Q6)0^%$oCDj)CbHo$o}mO30q*kA#uPl~*UHw*rnOI9cpj
zFS9D<>!pZ45oV(Y-^Xq>Dos2vg?9d3VZ#iD6l%-9TPC=q_A^F{KB;8LYGX8rVdnlP
z<P*Dv&Lk3<<={5=oYh`u9GmF-agh<reXjI~sgDYXZ^`7D>}wB^!5aZhnAZw<=BCrH
zj;g$sGyE!UA(T<@h8p+)<RLzJ7KzV}y?P`mv>VZ))U1hl+_T$wK2D)>li2~2)8Ys2
z3mDz)W>eL1*XXEc%c{IeAK#>skGdlv#5R`xEO)$1reh|FF3No~HQ|@#qvYuSro1)8
zkPmM~7t}Nmxd25svHK(O1+M(I7oC&4ZQ4j}GMr;cnAF&!JMyappTdg`_1a~TTY%~<
zqREFucO<~E8@_;&X#V*vC=^YmWE8-zkjaC~uUOC+j=J53)&mn(C@t#)rc6lgxH4$R
z_`(`isI2O8xa1@TmJ5(~TUUSe4GgD8hyIg8u*u?|Dyw?jL^R;doG#e=6$~wa{xSdy
z2?4nbVOEmO49U@b(+^m|Vux=Xm5h>tS&V1~Z2<W}TfkHKz)9R*#TTq+^{KwOi@?VW
zX{urbiOGpALk1^IV95p7tw;|pm4{3-Aykd~^Z&5*&f%3j!TV^OY;4<hvaxO3wrzW3
z+u7K*ZF6JW+`VV_^Znu8=l*fdJ5$wNRZ~yT!F1Q#0ih~Wna(e7Oj@({>KC1F8@^0@
z!01(5fHh_g+gqUWVrUM%ZdH3R;%^L0zK4N#T40{8X20ti$jhMVznwNhTBMzSZlVtX
zuf`Uc*h81`MEum{PhB_mndKg&imE=-7-j{T>q6wy+J+vmpn7etoY4*RMlk1$BsMOZ
z$M=i=QL0gM$=P6o{%bBq%!#BDF4Q<)FQz<h++eUp%g-8w&CTS?ReXj~-e3ZYPwLaB
z<&&<@*ucBl5NSeDClFUr67G{D^@1%fn*$XLH0)ixj4l<Hxd6_){HemwLnK)W(bqv7
z)!g_4R8eD<lj<k#v4|!&^d7Uj&$o0*us(-iX0!-Q7@sN`-O@C^A>Ab9HjPERKHZP#
z{AHxPAgmw$dVvI#PB{eVfqjI5@Z$FhdtB{Yl|7O5)mr^oV&==&`P^p^Nkl#m#`d>&
zRqwWUbsB!$ZMwWY+O&Jix3i6#Z`>OEzjl@pk`LS4B8FgTdpLhxXUj7T`~IA54FBO(
zQzf)lZP#_mY9n5xAh3cn8hN24&<?%!uRd6De?-N4jQ|cZr=L`&!$Y$#z&Y_j*2F-B
zgOdD(9I_a#VbdgjG{9vC^|edaf7%!f>nB0Tjc&jo{)%;dzfha|bNqK5Yiz*UD=1Eb
zzAC5-okBk#vj{lm|Eo$^z_DEUlRPC23D-eSt_CcMhi`wl+`wliM_>}mgZDdhK{2u0
ztUZVsUCV=o3Rvq0ep6+jFd36Y!<_)c99!4LHWN^&w^m=$+B@m@A;#38IGXM~(^j;{
znF<aB#*d;(d7>|%3`ySvFkp@>RN4-FXi^^&pfapP4pQ=bLUU6Y*{zh^%2=7E$97?4
zeRf{M^ZY|0lsHmO{ZC2^c;Cciou5UCFfgqb%K4|2hakDakt$9#1LEVMCCg@#7W;{Z
zLWMB#A<F7;a&H@Tzi1Q)?x}{hd53X2j!tG#43sAz>&6w&>@sw`0ENQciec>R+Q*_V
zX>vH&UUxZ4zq5OF2b9m{5gPef-Ti<0>iJ{|Gvp4mC<r%##tjb*hw~pl5YVFBDJB_>
z#=#mYFMM#|9}P;W%fQp}P2y#En|#yIMJ6(B07B*iZKVa4;**Ne3K$WcH&}}zuF-Zt
z!m%?jZs?b8?Xk17YrTN{VTWb)twCf9JWWSp8%4fO*qruN*Uk@1r@!QL0~4<kJ2&vh
zZ}z|{AVteB%Y-=@k7ZejUL^{iXK!jnhvU9r$XSxj#xT~~gCa3Esmf{xE+M8s%}_0P
zhpshI^y8=_&xv45{zCj|2d;jci>qq^t}{<POd(@%u|trmyWBuSNyqY7-qcNm{$^Bq
zoY%l<TufU0s2V>s!onbn7lrMX{f*TJa`Dey6OMRk1qWU@Ze!D8o&s=VNW!#0osqzt
zl}y4yVHLRgy)eX-Pag3R_1$VRH2!&b@q-Bxu<nB)wWx1E-B*UdeG?jVgc6=b!!M&b
z(h>e(qxUM1<7O$r=)rX)<}grhtkzKT2z~|o%7cCHlCitu0`W^}8^EZL#{zvT1kK@J
z`7{}+i&>$pOvPwHow8w!;Yl=0IvEWd6B$WO11<3`p+dN@J<znB5AsQv-<`xt(EAZr
z=8O@))DClLpZVrv$ofTdIuUPUA+%^O)7mvO5aQB5$jb)&(xQV?#H}3bejV)_=u){f
z&FLQ*2e^i$FleDZy0>#kScB3*+-LcCbivk!kN!FwFb~2J6s`%^GhM9@_`~cD?;shX
z1GGv))XUN*Xdis;82{_&V0ZOLv&0$$T-{}Um|hoKUwtsPmp&W8X!>=umeJ|Wy<=Tg
zvKH>6`y0pFmoOdtd#4ZX<w`C(<d-fzyxXd5c+hWZ3}HsI*kE|bKPABEPSzrEp#G)-
zfo&vSu&<Rqu%F~{=#U>Jz^OJ;V>#%cu<Ob3orLX}>8r&>!GNxywau$Iii_JJ7}Xc`
zby}-i?YH}mc$}Aj%hAAUfd~Im<qO06z^+uE8Sb|Zc3osV7F$^fdunKBArvj|*t^4M
zpPOo3>0i`8GBW6Cfd>V&hlm+|%Hpnuk}+VEFC=}a*{3~B&YcyEWlxO?ogL}lZBXuK
z>_7=SX=~3>9ewz)I>OEN$&|3{k5q!{VawIu@6`xU{BTpTkB=5yo<Mt~J=7oZUt~Dw
zMb_^L;8)dM#xvROFbu)vtdtv3zAf7mw>kM<`eXL3j5QQRo;FW4G+475h?jLa7ztbU
zIi!1+1UG16QQHC}f)40FDyZx3P#6!(a3b7`oM6}G4}TVd2$9U&+}I%~>D}+fx4EYI
za5Hj(e49haLr_ft1&vaTZ|{z&)fO$REkQvhny^5MoWUi5cOZlO2=1)tq;cF-+==wr
zpLU;|yfU^NWetHfYpIMVL_2x&H?Z}-j3=FuE=Du%D3M3mH{=c5?>E$58Qdqy#b98U
zk3mE+vVGDXz{RTt+%HsL1x`#?Pp7%w>GVH(I)1MOni&uFYc@LubWX&sv^7oNX`;DF
z8rhvr5*3Rx0jlq!{S_wV{l4)pe4$MqN%AgSS+!^X63VfDS2#M$d9QZoK)d$KZV9ip
zB(M&CrO1c*uS&l@;pYEZfkqq3)zz)v)uBm?aHH0mH8_m&`82!9;@Xtw&;QYlwCvx*
z?cGs}*Xs-3>yMWA(7&i#Re66#M4&w-t~MPJ$0}(%MH1#<9LC8N1y2nr{(98&=|sFp
z9c~P%vHK-ZKUGqdB3Z1dtY2mnJdq!_28uNkE~ZgJf>J0p_gO~~w2`~wtw1EWW_PPU
z1NzfiX4Q-g!C1)|usUf+d=<D@32u}KD7^!J@IfR!Coy0mN{xd7sFujs8WhtHyQyYm
zQ1C@v?TIxI{=`XTn4Pj{e;Z8ZPcT3Bb4PUyk7E?wm)161)gHu(3n;e}D7PCZw<D<c
z6~yxh++{V2#<r~Vxt*4h`(k28R_fArQ}J~vnd^7D@=i<1|5OVOi-}=bsjOQ~#e1b>
zaNp@H+bksqWu>w0wEmY0(Ce&}OctQ(u#{YsmCgjHTow~c0lofHiQ8#89hQ>)58Q5a
zMbCoAHFF2HTYlqty<*MGO6~JrrZ4JGnwB%L(*n7H<Nk46N;V4Ub@~4V3V?9Gl<a?i
z){i9NO7sN;y6r7cY#&IlI^z&Hn-{la20u2@96?+?kQY}M;@QCkZ*6cs)Bqp|0tld2
z9B308!;7N(@n;nEH5kqLbBlWF9A^A@#C;8cbG|%c-v@-aF77mB%n?q0GSF5u63ou`
z)V2L>@G(Hl{c(qT1rvRBIqKZRK-<xX9~bKW>=64L3hwcIz`22ezP}!KVxg}Q|JSas
zp<(Wm2klH__}|70|5?(Q{cFkT5MX<&F|Q2ZJYd#~2mNk+kn<cS`VC-s2?PBJU<J_N
z8qmd&-zXsu5Y`7$^jFoWaep3f_JQBf0RQG)-A9VB9I*>`FN}3E*W}_roft+iTe>m?
zX~?mr9Bo1BqF16ER(ze<Rq2xj;9&0Rlm2hx?U@^))`!mjIX$?T_RHzG;`bQ_xNP|o
z!uI`7Dg)PtXU7|j;k50ay^9&YT)Phheb1GH`Vv4&TK?P)|I1n1v9>|)Mc5uHO$4n{
z&I%#ihhpY4q4+c5=rbY3GhywO;LcibS2IMQ@040{U3`_`WeI|J+7spTLb#|gZ&ddq
z5u4>dAhP6!J|wRGtH+YKPy~Rd_&-<|`v;u=L5Aq2B4N1&oDqYs1esRcUm*MsaQ*}I
zjaU#*A!|hMGhw$mFH``?{Ria#fM8vkK*_%aCAcb&Edt<u)%>6L!T+H4KgjwI!p*s%
zi*NpgEXfUU>-UYj`fQEds~*f^Eq1O6oTCApqXnF!9^Atg=5_=f@C6PuMC}$7EHRAS
zr?!Atq7iFAV;P}9D_)nvDngM;vL=O1jM9ljNM8>IkPMOjlk6i+BH56^)khpbwIqgd
z3^{>mOA5mpeFqUCOa%f+P6z)<4h=bjs*8!v>u~!4rXAOQ0NsU=1pp)~|4GdMbH?<~
z*$~D*(?&3zNU^qLaE_t>Y^M+Wv&8eCrPTlWi32PthWxV>REHhd<;KPrCw2=2(Zy-t
z^@Kh9Q9zW-i`j*K3<CJ*2!83)5ept|(CL%g>eK5C>;`;@T!2B;hr>t{f;fUWFCs^X
zWsCg<8C)^zYWzF^Ta^<IoLQW+<3459pq-vL+kNuEqEENSJIK|#Xc4R|Lzvu$uSlmR
zl*(GGP=J6voS&e6lMA7|PedLfRg<nNeh0-Y%>7HK-leLv?y9o|Cd49l<-{mExZ`1U
zlJHxHX?Ce_NYvB%+`PojX8=TZ{mJO<ucl#%eb080i#Q80y>#uU5quN;4NJ=2NH#Lb
z{1euZEY}FdDB?7Y_t!>6f2H~bylNCTa<jsc3!9#>Rt#yBDzlivA!>ZkBdbpeG@61%
zqhTuz`e|UyZsL_nvzYy%2|e?##b`9$klr~f)7hinXTwqSTlx}JyI#M+pI7)$_5PF$
zP2ea0UaVDv4gAeqnc@*~+jL;_^>JzFNC5)${z^TO83xqhK#Dx=9%$^qf}hFo(T3JR
z<iQ$`Uru=<#JIa22YmS>22kO3%?AH*GFgB?ltOFXH|@pO`7x*py!L>9lvL|2UJP`;
zs<+grc7LQ?d!eZh^fZgW@~p$l=VI6Xe3nFgv{>WWQ3AElo%$7B{XT%s>n(xTF+iU7
z$L7Zh{{fOiwC`>xJ8<)SZxXr5{eC;5-Yz%y5d(~mq7FG{&O?A^7i9<<!(gNkR)QYE
zcYPv7%^~Ch1e)#uvpS0GPhGN7T+3XZDm#CgAhJW<lC)ik_i-wONg_R*Bfce@Zp}{|
zIp)u4N>9>rGR#Cj{>fmXGu@;1pQ?j9r(VFRr+T0?sTAPV*zfym(hkLkst-DI6$P_p
z-C)Adx@_1iAoUJJ+Hjr}*Wj3io-Q-S<HcC_I*7ujgKi9ch|@4$_^_6xa2H-~?ydAj
zWkj`X-9X~3H^AtV2`51uLIij|z_Av3-)WOcX5AaFru0QmQKF6>gdbFj5V#j+&aW<?
zrHN*+d}$hdVl4=AX;Uc>9!h${`e<rz+m57fNuDCi>bG83t(3vO-yTh-?TVcX&ItjY
zvMhNS#>MskiMz~Zp-(0mt-yE+J(0aCUVC}cn{~&Z80ZJ#l+>i1OuP9W*z=w)wj4PN
zKZMkLNd?BPS)s3A;D++AY4g4Lkj`#tWCG9n!5Sc(_5gvp$UmXy1Ao^$p}HhHydPiX
zZPx*Mvd#-;eGhYfYqH*nq7QOm=<n6|3b;<W0Qvc%{mjsE4x|03IVuXE8Oh!w**#(i
zUQ#}gvx*;%5Q<g4<9)ctO7LRa4o9jG2QnqgqVR8x=$X>vV_;?I!x)F7WT6Vec}#h`
zZ!hqi-U-Gzqdo3Ohh4_xrs)|HB06~Oj9D_1aEtfyQwlLp9~fG-yU9bRX~S<O!YDRl
z#k(v*LZ)Eokj{TD#-5m_TxPQ)B%Pl!p5bLpVL??<o^u*2ZR0%)10qVYJ7#R3lNFpS
z$l9lmvip&mMSi|`Um9N$FRSRS)Ga*O9(+n@3!w$SZfecRQ0ZFGDMDwyc%SV4e15##
z^lZX1##}tD;Eha|tb;4%q-=M7QG(76P8(_B&=yt5(d>C=6CRvCscgqyUKk;#?V#LB
zM`jMK5tdD5CZE`t#=?Nmn#K}L8+t5c<NoZ#4yU$YM6M_&Nt)K4{YHif$&}Wby<Qx(
zaP{cKUX3C#o&l0dWFEDiWKytB)p&IslX4o(w3I6XgR`OnO1B7F(Ud+uu0~}<o*rGu
zL1)%M`7r6YND8n4^UQNFiB%KFZHjbGoJ;-|E<_49Lu9L_<c1!IBKut!MpL?i%7W7b
zqd`1c6i?YvuC+N<x&ub#KDmwRx-hjxY_hr$D(D)d5sG@f#1tvL>FPVZq-&&>-t9`t
ziqi*eP%$7a3~Q-nr)I#N!HUN5rfaNW8_t$6C$y=e`BHL8z;>*{4hqQQM<IAIM&>v(
zLSIT2^g}@~Ol5R!uIPabX8_YtU-Wd*0!KD^qKKqv=3VQ>Qra^snjx6eWOU|SC54o7
znzjH>gza736+^Tjs&*H&AQT;av_TEo(v!rDQD=oNYvoZ>#6MXva2$pjpkgcrnbnb$
zV3;t{L=`0IX`=fm-F9*^yfsFyb?Q#Ae&rNsXDFi=C<>ti+ky1R01{!_T}-wNZZ}WW
z5UsmZj~BgYTYZpt4f0Zjx{ca;B1hLiflb#sLk!gc1Mp&!mMUtn&@xLbQ6ar_f8PL=
zZRbwMu#j9fq+69*rq=3<9vIy@MjIsL>Zu7vZF4~@6mwiS5X(A#WP*e_JhP!|f-YFn
zj<~&IhD5o%q6tQS0!RV$G$6YGEgv+@6U?2sY9`E`LP&Q1U>U~bJDVVD6<)N0bVPfb
zRtW33DZTmMY-H55D-G$4IqmGlYnmf*%!8XDp>hI3%g+Q153~$X1xtDpPHE1{$@LC&
zK|oj9ASowJO)zq^lkIkq)kZ)fSx4O_h*_n_hy{=@OaYf+ae=3$Br6D0zx`hxID-GL
zJRI3-#W-Bh2IY4G5-;UusR<_6)R~IW?p!iPuRWPD-*hWl(gesykgcbc>n0$ebx}Y-
zmT75#QDB!N8Zob<f=(ps#Aygww6-3G@h`ripy*TPT*y)tZF8iyY(Q=)S^wr1m0SCU
z7%<?bL)YwxPBhR35pB~%5sm2SqvOfjr~YS{w5q3Q{2ennqPrp(>7ojUI$G#~ikDs4
z(vQQK=L4}fCg_1kvO;c<;xVNJ6HpD5$AEFfX?Wd3@$aT{GnYWWOJ?Zm3uy<ve+2T5
zPwtUKKCr$lQOhuk!t#k7tScHwdS9{WP3_wqZ2doMgn$WO_KavsQmMt;SXOFQ<J<|i
zjUStEsm<Q*pryX^+XkAAQY;1=iNMGK)Mur(rH##ik|lX<sP{GIfK~2l{jX(<NdW7a
zh9HFo%X7I7i7nx_fM!zyP;57Q(zLn%jmb*`?NDhTMa6y8)#5Xla^F2`CE}`gI2HTT
zI5S;+uYHU3e(0-tqL1orDJ1^-k~e|RWpNK+5p!|NMJ`(Odd(qvO#l~m7|2$3jt})H
zEu%Q6r61gs0dUWUoE1#{H!2bdFEDc0d_5``M;_M+nMJ3J%1C0$$#kVlra~RJGuBPq
zG!bCWc3r7~Id7$`d&z)s?!2O@dss}J$iiVuG})_|rf60T6sK^>QLYjBAd|bA0D7lR
z*3bfmT=(mGc<<WDn7eU2tCr_T*A@KwnT~i3^DDdy1z6MSCM;3?t`?7BF6$SK@G>Km
z3A4KKhq8=GV;4@j=@>jz4R1EwI-a1(J8K!+wp;7{6NROECf@J~7n{%7A~(%jp_yW^
zw{pCgoyn=$6Eo!-Uzx@vub}Nk!jdg6-O1NA%z8p9xbssaW@(j`cj`+IiuS#Z%p{N*
z8t0}$pg2bI%>zn{r=4h>tt-&3I%sbQQwW=l)`w}c`mQ*3f18$v(bYN7SCAfpet)*w
zV@R$g9!)y&i1Jc%6;PL0ZbNfs#NxykSMc&%WfArF|3jDbbV-!i&y{VTrZ+?$?@Y}G
zpgh8Xu@2C=5r&H${8AtZ>|X`40ZhTgkDgz&JQ~CC*+Z)51$W?DJ7`d-=Ye*%z2mOT
zE}v*@>3)HQF+YXM)W0qtA746G;AQ*5TXnNh08g5@&R_H8wY!dxf72iz59RpW*n%nP
zKX4$4&F4W+cI)adwbzI&xZ65_k}B@q1%+p~o_3aJ!a;x7R*nU#J!G7Ps3ST%r%O;i
zN{9R)ffr-Y?I2swj<A(@zu7%~!*x=aIHL+uX2lg(z(0xNJ2q%^+v0@bIv#trgyBC$
zRBGTkmFP>M-T?vGOx}CoKF@DzOahB*R-985Z)rjGTkEHCj|<3#=YFl@LyBKCgd}K-
zhZ;Mm3!V)Iqdcl^8HnS4?dm2bOgn(*t1H4|IBzpvU7#Hu-aA1@hs4iTH|6H^v0^$|
z;`fHsi(O5CB-=R{16)~GisnWEWELN%>h0RZX}M(NBZkjq{}?-bj#5qYmmoDxBK-$4
zr)q?*q^Ha?B!N)lTp&$?-s;@hBjU|LxQ|)c$zmOMy2}WLU?mA3I4IhmE)f1p4$!lt
z$M++s^NYKbkqbL-Cs#GwDD0a$wLyConk4z68BMlJa02e-iP4?i1I?$+eZ%@sH-}Cy
zpH>aKlZ$^(_bm+GUSDhc@^LG6hd%l#*(aeti4ypHbp97vCfu6v;J<1~zoAl~6AWzL
z`Te%vn2)>PH1Ob4`6V!2@Zde>SS|b)3Jg+|+A(*L=3rrEn4Fn(UV<D7vq0z&r^9DW
zf~hb-d=At`#kTsKM#XIxgbv_RbWULnNY)H|`0y?~M=#=>MiEB34Pj<bT%#mn$zd5o
zw)G90PZ{HtQ+!}o*IjrP=LUep$?;~xTy)GA?rbDRJy`LrR5ed}FIJ2law7LQeIW{m
z8R0js>h-V>4dw!pGB8<J6I`6z$QkymP=%7rSNb6j)aE)S6sWN8j+B|MU3V`v%91fj
zaQgf)!@N9rUdF?FXG-_hlfy1(v2&*_+GYy()+53$9GLl5?*yFV6d6XRrUh}FEF9~^
z&s-Ciwh5Q_IA*tqTr|1y!W>udMK7G4nu)wSzi(ePt{Y5&f3b&_pMJhw82)$`f4Arm
z^UH*-Pkm8<WL~f&g0sCp$u<4aRG_^P%*`9aow-F5nlZv3`<8e1Zh5S2#Vh~JMg79_
zu?yqc=aY8kRdJldKUX0wbq<DH?8_G^bntlLSiDj^WOxZ=u4L4v2!5tYW@gw?71V@7
z?}(|C=r+g+t^A#*dCUlE2_BitvskuRz(8V9L)Q#9&@AK3EWTQ$G!V={0vnns*d<no
zJ6I-#m3={zhtb8SVR>E!M_HTwBycY^r+TWxAWH0fJYe;gPGUG3Gsu(QkFQjS^IxMn
z3uy#hQ)J?M#`K)<gW%XYWz%HBe@~#5rChK_06`S8q@jj}x1&Po05k>?!6Q0KVED(0
zM2yKHBRbGv<UA4|O*W2V0MSg}pbj%w7|&d~bQqy7Qt>8pL(1FH6xkVJmL>hVeQ#NN
zF`ZpEz?mVXnygn!D|D+wZRs>wR#;s7A*Bq}yd~zSp@o&pabn>uV;V?cWci$D8f+jD
z9JaG0k_W(Mp8_(rGZkX`t$;Z_7Kku@@q(338SfNXPGGqEIAU9tbeO<kuv3@x0xs>M
zPQx!hd1uMaG|vp_*a3y+=HtYJIViDKl=Cj>uz^t>C)Cp9(<!o1Ly5>49VJx!V<kdH
zCNwVRaYW38e5N$i!0>hxC|I%rCO{zH5CAa|F&+l~?@I?9cA7wK0TPnGC&+o6xWzNW
zns(XBU`C&^sI(q7OBz|tqWEa^G_@u|1<C9L5(de9j#MOK;4zfWN1Z~M9VbNwy;!uc
zw3jMk=+jn$?<$2FCY}>d-+2j-Qs#pUS!pxHix0IV%p5sz8ZVRe=g6u=v-EwM#Z`ga
z+|bHqp<SE{M%lRx|M?Cp-3)%2gc(@gs@>@*f3qD6I80~BR2~aL7(bUHuAKv1Oxz?B
zmIn{F3nB?lzV(a+EbQ?D7lSEOrM^cEAw>vt21qF-kEWkc)r)WsP8wlJ*gLXsswbA^
ziiXbqdp?nB6!D3HmA*0=8**rYuPlau1ZwFsn`#WPBIbtr?H=<L4emsIX+8w5Y82uj
z>(piC3`((;ZSEwnR5CRiCyelBd_8MSY#-Y-M@ionp1OPsW><!-WD0}BdCnvT7>Mv@
zG9A$NnI2~iZMpZfiz#4~<k3h^I!WqZe2SKEPVU`?m8w<Kov(6$uqbC$q$WY}=xFjm
zDl2<et9^}YVrFi*<N$JLWu>g@4G6G&xuYQ)YowI@YQhQCtW@nJ*bz1iMps*@-w`uY
zOZHHXsjagCc8Bp=?k{Yom_os}|8zF}o2^nEP3Y_M31*ANE3uOaz%YKi(9vW97gtXm
z=<IC3-I?nt)zypzq{d1I0D!Z~!B9=3ZK{VCtRFO!=7tvft~IpchF1D)f5Ae(xrTPs
z&_;ihN<FoRv9Xp*J=K^|2Ww-WJ9co6y%^x^2H@<pbKT8MK{Atm!RXekMf6~T*@I;>
zn+{~L0z8L?MnYnp+*zGnlVi9BF$e!S{K~Rccv4RO3?U`jvR2%l8?R#eq^5@7t<MD(
z(p<GGN97EDK$6j-zl8iLYa8jwRXoSh{XbS-H%wQEeourR_%95@CUl$7Jx#WM%)BE=
z_fgBWS#R$K%{~6%e>^b$i0wBlS^g#E<qnpll$oQ#Z*?EI#pUf-1Fsl5Ny!Iy?=ujR
z!0beZSZzMtrkg;z2krXlgm4oG87!TD`1AR>SSuq8_;-Lc9@jy2Nog*=l{g=sAYak1
zK*9YaB!Y%A94#a~gd}^Ub~T7>C@*EqZ+2<l_8Hd)=BeU2+CV&;a2%dqo3v)qHZ2&v
zv!nN}k3GsbE5sd3g+F>X<V<p&KO(4u1W=Qj$3JI-5sj?7oCZ#7e7UV!tX|De#<HE&
zw<l@fKEXc|ZtJ2rK0;W>s=4k^q|H?~w(m4mb)ZG{XjA78Vj_4h&RtJ%D8Zg9aH>}}
zWgq#!PgM8($M{|M(`Yau+V}o@eQ2r(WXgpD)ooRjhVf^}n->2xh{=4b<?a(>#bp*0
zJ@J6H#1MsJ2iX)e6>2c8UHF;gM$AvOtnZE;o}~irBm4azj;=|K0URKDw1k)wrh*&V
zjz)q?uS?EjN_MLB38+xuv}r~^w2kE(+8(DuW%2MJ6R8Z^Nv*pWy%UeLFn+{S-LXPE
zE4W1E%b;5fxDY^){@9MYRf}~R7H4zKL}8(LKbXv3PSX0z4XL_iTIHygXeMv}Mx&!n
zXU?EsXX(PCzVe-y{!!x>s$d4lYPJQ}Ji)5H8_J^Ajwq|!q~=VAbm8+ObY60%<1W!i
z)bnF%?JpZEQ_f2MAz@Zd;#F0Bu1FnE>BKh%e7Moqar3tsD<Xy}O08LWo9g9U&{WHn
zSIpd~TCU2=fW^SW`?QW{?4Itz=x&)FO(C|NTzhXDGk{~IRos4WMuGJy!Doe!17Uta
z1?sP}u1b`zyXou_rE1mO{uC)YqL~V#6`eGWV44&?E0HZ*>@HlV|3y`AzHFSh7QB?3
zXkm<l;~!fLL#6fGz5=sO|BEx1d{3Lh*EFQ^HE-V$*-MS6!8Z~DV_$g;7W;b-;f$2n
zFr4(pViDL&m^BaG6msF}wtf+S-}X3)%>gh)9TfFFVN9-gkBxE9MFe|U6qF+wM^C)U
zDZZ>f#io|4aFVv($ZHLIKoAZG%xeYjsUt~lMx!mDs8Sz1U1M0XF<-8JQw^Sc3AP0~
z-aWOz(CF`6^*OM_HOK#&s$MpfMNFj-TQ!b10UNbm^NP<U8lQD0^+5|seGf-$@|aLC
zL<&f~WC`f#&tBsNjwTvI>KuOY{80f8)tP222tjk*5)hzlM7z!!l3xnxV!)BJ>uKA`
z9q)E33!jISejW?s!v7j-B?soNO;4dd;*1|CBq3XkM+xbd*&K_I@OKUyMx7ng_^`ZW
zhChN|uVqu^8-!eq!?eH&JIsvo@w$-Gro&E7Uqb-6|L<>8j09}60gBotP}UpDtg0vz
zI%o%zvge_=@OgaALVF9A!(N%Cm5`huKW3{(<Ea;qF<JGh;Dsxk;s>nZNt@=*(J&!w
zHQ1oA)4KQv`ryjtS3j9Ngg2Bi6e!!sH7kpFbsI<f;LP)C)=&n^tc+X^g854ytBY?t
zWU}%3guU4;X?cCZUYj(Dc*AI~Obzu0g3cI=YrZL<TQH+)Su{6936>pr186+nu2mI{
zUXwrd3(2Y1cm3T}Rqi`OmqaC#>nP&c7tSUq-*S9yQE8gJA~z_<pKsLgR9~uME4)?3
zBf;3z#P=SuvqmqSDPN_644E+VnpD+(Bx5UoBC;tpbvUb;{ZKKA7!otgi$N<P0bh~0
zdrR@SOvW6@1Hbcmoa*rknhopV=c}keHyF1{IK<2)jaHrhB>w<`=F4G@%Si<M%c4cq
z<#oINnNWyA+bBlOCu9gqStS-V9UH=9YV{STNHYAB&OhN|6WB`Hrre#@v(}p;xyEso
zY-aZm5fRa%EK&C$+kDAy4V#ME5gRpa97uM}wl|4}eY;02N>RJV?++oHl28Yxb1JQ#
ztVX4-2=_|kR$t<C78!5$IRqsPW*D<({^ZnJWt&0Zd6n0agd=+LO_f!mv>dGjN9FS}
zO7`ykYCAiQnS6uMng<p#zwAE-MRF!88hnL`r(JkZiZ}3VRo(ZQNE0_t@oFSu3<};A
zuM9S&<mpV<Vn|Sx_igLqwM(h0gs8aPvnm>{n~n+T>I9=hCGLGm294)7&BodU<Sqtp
zmKVL<5A5>8X6e+R09Vdm^rCi-`Xs8VgXBF4SJuU++!<1;D?MV+cKL(W1@tA-fznrr
zf9YN?0p@oiL{&eqsTLRndEXVIVMHV2Y9^@Wt$}A-(WDzX#i$Xy^ht)Hr=HoAuvE!Q
zYa6evivh>=WsK!TRh<symGkSX5;>|bY)V}>NV8WRPd|bTXbb1Z9IN%KhoFmNlWdEU
z8Q#^!1q<u}G-#l7nS@-2%ZmTl>05(0mk&CJ7rDD=NqZmQ%}IZv<rKYA)G59Gqh2wt
ztz_7|TI?JgJUKZ5jeNU(_PaYbtLN#`-nN6skiT8!x1UWk{`&k_zZq4$I_YdI`*<Ip
zr}@01Nx!0D-V845oNd7Tc#Myup&ym#74|816w{g)ox6GFi*(xa|5N{&HdGmU`pF!*
zTkU=%B(@(Fg{zaS2)?L~n?I(JQ^yin$C;FFTKJRGn$erlWttGb&oin3xhLO@G9<9@
zB7qI@40|NjvJi-xoEt?m#*U|g%s_6iW(a!nY!%#Hy70k}(M}wrd#`zS^<;g}tVcN*
zsvK6ONe<=qFBkMVV3K7}&d_0FSl7ND>@lYUHpvX3@`Q7(VwzxbGeV#06GfjP+kaDO
z63Taync3VT={RfJ$TN=JiQC@?E;I(iqdf?!9UU&DSq1(!ROHr~k>$RNd8J1tJa?6r
zOq_~ZkmuuFR^HhrKm#pAf|h?r#Qh<wHUti7mcGz#x7XR=#*TpG(txWMMW?h(&Wj_V
zE1YS41kH`XJr11laR}0GazW;GdQ}!Ig-zc+BZlq!U}IUX*bA#ZLvGL1>Rfy5v?c5_
zw%2rj0DPl1Z2{cQ-^C1rpJrerKl9Pa3d=~zex#v?Zv8}|HZP5t7$;B{u?sX_06AP)
zF68z+9|=lV-~b_jF!1mFC>w@;2HgCN89MTeg#EwP6451gPk*?PJPLwPJpGo)4=rFp
zW{aLtOlYlH&$Sy$vk|$4wqc6c^&B)pWQ!I8OKXTuSJbG~Bo0!#fBJN5?#Zg{Zo-nD
zJ77E0`Gn`nsRnX*{dtg>5Ltl6KhQ&VJ^2vUdN<PZ`3vZ-by3)%Y2fePG=D~a{U-Q-
zZ@IG*DoB`s4FqHs4g`eoe{H#=Z)8I6Vr=vOx9iTd?uYZnSi|pa|6yEiS1V;SW61!0
z^Y5ydCgC`Gz?U|5D<uPjo0mogNOIY(NB+I~v!~TqmVJDx-#ghgTwZ(@7i+P^igLO!
zes8WD4}O%7-u{W$Zg+NP)9OSy{-M5jl(`+l^I4zX7<nOkb6obj()jw)ab);ln^*f+
zCr#RqTb3+7nbo2v7pCy0tl@)9zDWsRNVSgNjF~g*_m0gv9`xE<``7|JHD!%w?~r?%
z3<CEU#T`Y<K3u(^+Kr=`56#|?@zH2FvF0{i9v+y}6!^~KJ4?DLZhAlCx^r^gPWzuy
zi|Qx0?2E9RS1gV_&D*tN=2MzUR1UW2%~0HjbN%;OM$%7ed;$L^=HGLDyK`oA*!8RM
z#Tw7}=|8w~e$o3xU0k4sGf3acl+p<G?YzPzaLm*>t;SV)dgwA<eGd8m601Brg}5TC
zyBcByr&BPOlV{m(+wpAQdDi&a!TU2@+8X#|0IMG7jLj96fX|>t<KAVazGz=G9^~t+
zjt_f;20?pXdg601fTz#V2>Z}x;wTzJF#qY3Q~HV>f9?Gey^I|N^xOP-S-TeM<;vx#
z8Z^axs5b$o+pPC%<XQGOYvkVXs(xD+`{B-lx5s?eq$&FCto&q#VkX%AM25oVrD_lM
zqS|+nW8JjVt@qc}LCQzzP0TNGy{R;O-hmUE2lZbX3sApUULoEVen>B2!eK}1qqY4?
z!hnt>TM6FmXNU~VULFOy9v~OwGmj?oLn?~EU9uUYT;2FU?$jA*q_E4rITp7N_P>P3
zh|U=G^PYXbMh-^v4)0?WIP`p!Dp?@typb5lHvZF-S)+SmHqecUWZLC~w40Cq+?G8g
zq-*(d0{<ia#)Q1<oK44wvFa(D0YjwUt$&5yCP7@13HxSXKG1s>{g-9Lpod4N77rLT
zMxfI*o!K>&h-dUDT45F@*61UN*0%y+Uo+XLA=G(8_6Km`t&gOwREVXVcr!=dy0J4@
zq_tH_4c`s-ONfHJQM((YAU|4sEFQlejmD4p?=?Ozmgm*qYG*-?^`#*Z_)lj+|704c
z=B8G@m~fd$^eoriL@(<PQ3+{ThI_xj?&I!1tf@!Y^+3g4{rTc>-CNnJ{53ST)w`Dz
z7#+n2rUOhlY660^sUK@#Cx1}n4?BrDdrciyZ~rcs-IjU{&3RF!eepdTUo2a;)IH*l
zvx}q7Kz#P^hXb?vKY-ORrrC*<2TQbAm)5&bd>huxTo#4D3s&0eGzaln8MvyHtv4@&
zw_A%CZ{l!EzU_Rh{o4EaE{wJKWf7K;`8gIV$XxjjFMS}JkqH*FN8ir~2~W3=04Fo@
zIyOSN<~T_B>p`?9a_{hq6a-u9k8{lYmMg_|i2H<Y^~Me!xE%ED1D_w3QC&fcfXUB+
zpD6}Ik<oE4YdJ(#4vj!5uQY`BSNoh{mlV?JBlw-TYgKwUYr)Fcjyr4*bk?^~V|(S9
zv^djuKtj_Hb6=QJX%dQtnZMaqw!ABx#T;VadOqqx&<c({T%>t)5lL>^+8aSNSZ2}8
zK5;E~DOAM5K5zURzt1YVyK)(J^P0LQpaml#%FS5iKzR1{3H#qBMtIh>D*X(;FTG4U
zySnlR`8f2ta0x%$?s*e0q+!6A28Es2NOuvUf5a${Yr^<GNk|y~c1&tH$e56wmGeNa
zcm7iJhL^!az&TMces`4cy6QpWGv$f?eD%sJ%q}hg!APwXv<EdJpaII5AUI@05#vhy
z`&L4*eLHQUawKo*>a$0qz9-*BzZQS=TWfaFwH-t{a$SP0d$SBn!&G{=n8f(eJ~VWg
z;JMFoE2o)v9PzhqUHap>qEWhxDK!no#L(KIKH*S|BH}1ZG|?miDiRVQR2^`)_gFen
z+v2^|2-vX_=)Bl=);Kv<Qz&NiE>4Iu^D{H2E9;qB>Vpcy0%d%$jyqpX3D5AK1nMyo
z^M?sSEH}tzXiwY+nd0`E=6e{ReDXv$e@IHS1Dm5XwRIv3;Nzk@B=-35H4Kz_XtKMa
z?iUxnsrURzHU3QlGIl9m7>2?g-*W#G=0*WI%0<=?wua<06MJTMFLaI?sp&Z)&DM$5
zB>OiQ-P9rRxhXvb2zZ#YIfXv=GL#T+4W24jY5vCx3Hk4_N&m|c&_RMu)GHC_J<B)!
zUM3PKRW4=jq@_LitDOkMp+RTHMv8)3rn|MGWvpJG%coA)n_(72iNg|0gi6Bekf?VH
zdQnq)`iQ_U1kmwTDsso7<?RDdG8Tme9iVtbS)c2akJI@m(a2JqpAmxU;u&J9qx7Zr
zzbuXJBo=3fjdYQ%8G5J|Qu5!uV;hxpLTW=qQ`3uHFIevoz!db_k%BR2F~daOD4gsr
z7ftXy1vpb@abMQJ6Cd`&<WueHxzO$cLX<+==DOclRHJ($DJ8XV5s-}Oh%$fnk+`NJ
z#*EFlF`W2VLKQi14;uwo#3*9L1R%0~{nk$h9?T1-a#&*Epg;b@daQ`RDEFdaXZ*df
z7r7hfw}w&mWL{uog~@A)IZH3mBgMApj368BI1GhJ=2tN_tp@d(BMtONNa@Z)@#y9s
zx-PjZ!}5MVEhDw)VcFB85z}6!iyKQMfr=ntS?w>0khz;`@t-TdgH53jF5)!`hJ*$t
zRzXw2k<2plBahvoEP+vIbd%<<>IE&30_R1T5W(u}FdD?9LKqTbxZ-AjLXPb%`xDhf
zc?cwm=FRnufpJw@;q}?q{WbddH%Sm|Z2oN8{Qkjfxa|6SsH~!(X>r`->9A^rg-?^r
zk=4y){ABvqRoLRC9hpD#Q)=TpLMD5hZk$>@?hRx<4{pwmT;A5W3sMVK3ks`GW3IQ{
zky+HlwW)5W_DE)=Bph~Td(s~vVWx6H;mS@N$Ta;%?!dA9Z#N(Q1vCi?zX0`8G1|L%
z-!%>*H1iqxs_Yxdi)KLr{CCo!JLpek=E$mb+kR2u@XF%x#gB0J%!~(DX~bl71mcK@
zM6!E)Zt5$yWzv($)$zb#%G1#<gZXn1om;G%`!f%}uc`N}_5B7?QM+-Q$-*d!)@!_o
z5G^n>w|JSgcFp1q&-}<B9H9=D_ue`8Gn-8hZO`7%?2go8SO_UEiY#tvT?YFBg8->*
zP3#m7*w~INK?G_FGqj`#`a(5kz^k6R5V0wgnz4LbT~t#X?MPiw^liA}c5oHli<0Is
zewtNIZzw*&{%2NI#G+L>_4zN6iA~Df$Md`#E#K26uQa*Y>+jwgXf@5*4?SPyUwi)R
z4|{ut-}u8v#U+oxeV(+$C(N<Qg8w8nvYpGKWoh#AQR6tVcN!zWaTcjg+s1Rqa+>ok
zJnV?d?wB;EJ6@ny+ZLp@8eT42^HSxR9=_Zy=2H-i5|0RiTFRK&gG=ExT`0AHI4k$l
z8sI!<I@MC1?>K0D&-S_~+H#Otq}>~3t#qP6XhT~m8n0$7FtU3P9piji0leJC81C>g
z2H5X^ygCc_r<GBMNXOJJ*1{Q%xs|!C2w}N-Smk6UGO3QJX)0W`dRM0^6Feh@&SFo~
zJnJNg461B_>pIU};aqAi^klCjFDA|_J(|y|BK4X6Xywb~OUMv6IYUf|j+9t`<^1fv
z?_8|;g0Eh5&lr<M{z4-9ibo!#HA|g5LiTGg9+WHs{QSpzytr&%v1gH>ERK7$leGBI
zzt#1Xwn_$xLsg>w4iRtBKpUD|7)Ln1ADxZaLa1mO#lBFg$XrRW{u{(_!(|e=Ibf<F
z?+^;BYc9S3=qy~Xclm-lkN!$J%O7heWYcwxrRI-O7jK_=Z*q03lE}~nY^Pi|LN3=2
zvEKFJ4+go(o(63P5J^;Wk0k^Ayh8K(Vl^J8;?S|z!UW~<>u1H^3gJN!B#v@5T8Nn)
zA*u9+n&EZ&*4zY{7z9>*{kcEN?%Q7}2(o7}zj-UOMN=z$js(p+<Md7mt5Gva8}SES
z7yfeIP;mjvOd1+TH6`q@N;s_`^?(XngMuJ|S1YeH!z?7?pP`lzrHk9bIv>a#2^jU+
zWYqXDJ1gIPyb9!nZKkZ}A28$stjVG>rgT|KqogB#q6$+Mt5(ww;!?<ichG&xh)sQ0
zQi<w$Q|Y#=6uX0!gwd}zmThl-r6=IYGc;(ue2?cvxUTQ`F>UD+Y0Z^($B_~@Q@7qS
zo>Y?OT$F^4>^54^OucN*>a5@^mIUfa23nwUTrM`(j+;G>HEXC9X~ffjEBUIfShOvr
z1}BnJmo3p^a;UO&&xhn%h)bVLSEM#6CxZcFI{6c=fyvq}1RIn;@r*d1`2hray04v9
zI=UiTd^k-$fuYSdECks?QivbTWHdKvm{?;@GqRPHZt5G%Hh~JZAc)G{01+&I>QH(l
z`+8Mz=d@j^Q<7^zG=s&0YnBG_SVigjpTlhJv5svBt0%F>xcsD&!g@yBJ1T~=Qs>J%
z^?A0=&#cyy71i!-JjSI*b?Sv3(@NKM<5~JY6;6f3I88RRG2Uxu)MbpW{ecQNcoxmO
zfi;ME<>fq!TR;Q@8L{t#jfi<A(X$&s1VP#8e3h8`ni%??pgvH^TCWqsuhbo{)Hu79
z7W<W`2bJghm39HO6_K@CF*l5{@>p6^gRESQE>#h9`O7%l!UWrNJ!tA8X(YTZ;yC%-
z3nK0+G1nRh+jkJBv262r7)9Lk!tM>gfI?swis948zLNTKmP|W|=L7(xj9Ey<0cld_
zmGgo$Y2gENB`_@E8<O2;VC#}+9px{o;APT_q)nJP)wVE~(?VvOQ3p>6Ih3oE0;P=`
zbMCS}q@x|yXFJLsF@d+qAWs69WeimjMji!7ll>Jy{1x<95e5SUCXDMmIaU_d!C(+t
zyzX>z25Q8CRQ<N`y@ZMgI*z{^kl$#`jev!|Gypva8|MsBuw=@+;E>ZxGWrD6q3Cn_
z?p@N<a=1c83*bMVEI`YR)X+n?T;XXhju_)D<7h0JFX3H8D`+U3(yep^OAzE(LIur;
z+Ek#GOV{opG+~>(CSbzU@UADyX-h|11&M<dczuQ=tFom`tbA||nW2^k)w3rj%60xK
z0sE~1lxI~{DKi2kH@KN+u*@(yBq=jX6PtuZDQqm*r_gt2W=;1HSa3~V!P?pL6Xh|b
zE59Hl;e?)U(J0ui))HIzT$Q4UrTvs(h@-j6Rgop>D2{>@HaP_<OL*qK9ZdG8Nm)<y
zSKGv|3si<PjM;F$y0B=Q22TNU<0EJ`*<WVun*zs-WASurxt3>VR{4J#zAsMO{ErGe
zgAP)kxUsz3ICx2IUdA?`=5a^GDrwe{2Ir7%?!26S%$l=8`jD;poPEp+ZMq7gLuk3A
zAydc|r?@G~ObS$&h-2DQYs7q+iq2{MGg<AjL3KMBLg*?PLW`~wR5#(iqJs)9<o%UZ
z8QTPXU%HsJL|^5*ghl@HqMoBr<vBSk;<>dvOM#$S!85BaNfP~14U%cJ&no2%y4N@{
zpulOaP$dDOnnRV8IdtKaIYS7JP73vHE(#@7FL$i?8(R~l^r0}#401VX!ICz)?9YBn
zv&el?rpwK>?>N`2cy;C*Z4EDHj;w}FNEbfr_t*Ll@);g}bbr!#M|1i{b}D-e<S|8h
zK40>InI`l}30mzstp$ZTm(tr$dPQ>N9%b~zZ|e({JFMtpP`0Drm)mweHnrv8Mjx_q
z{@8vp?_>dg+tIFnIl2f&*j5|lgdvSF_rG#15D%JY@BYS+qZ1t`!#ZXu6M<$=sN6*b
zX;0msb^f&TK2Ah*QTENS1cPw_X6+PQMx-J4YVX><Q0JSJ7cg0OK%$<2Bx(MTq*qa`
z1=!2;wdcjr&Zi|^O#%3CEX+3=jyD<&NmhRZna`&=e^K+Z#=Aigo!Nx`?;_VfC<I_B
z3s;u~h*VkM8L<w`JI3JkAy2gKa%z7ZIM`>H;Gj`NcQK_kZJvNwzZO!O+iQ+eR3gCg
zHf+JU2Q~p;9j&0AEuK#fZ%>LUJgF>o4_LxYLtMMmz-78_r7TwaC)=rCEuRxuW3czW
z2y6*%*J(F1tT9?8(@Hl`$@K@|#SIaz7u6cnaRgJXXVn-`I)_D>)LLd2+*$Uy&m6Fm
z?jUWwymiHC=TsmkO&$q{N7x@c&oS)NNVDS|w}f8@BDlkw@>2Rz7|qAtvidfKszOko
zu#107{)4qbZzRbwt7Z9cxSpnG%b33%+n#JhbF5h%{57V&jlR)$J+}1~(;YE9RX5ff
zbo^qvfd2WwV!=2>Qh$eP>M$F8XcrRSus;2CA8$8zsncX*&NyeqUkJ~b?y@;-=w?s|
z0WmD_O7u;lWRI8X8Ax;4gR8dEPI_<OxS(tdZ1J(3Je?fgsKd&{h@()phk0}_=&hFc
z2@V@Vp6W?#r)}sb2!M7B2xiP{d$xczQXA4F&s$Wb9{%Js>~LNlYMM~HT*8OXx5#nc
zqV%k2zNz@D@N3Rc7jN5vGP>V#UcFhZk*FJT;02s7`^QGz@lAnWB5BAH+<fS^^bSAX
zlblfi)qKI1B&hp2{Dn^c*=7ak+%pP1LS~$qW*XobCMh47-8gReFZrO2y#~SW55(vP
zEtj}L_$u|S-)Cb($I>+qH5&5KdWEg|j#p^g2NO^CpV2Mgvll+57ap0qC961P@u=mv
z_ARZNIrZ5c{g|XAxy*yE<w)D%`E?7=e?fSY)?Wrhb6EYT)Cv87b5Pn^pt{hG2}xuS
z5wh#{UhmIQNYwt=ug()JCM6=5cx9Rfe<}_V)Rm{kT>9^T9Frb$=EThS6&SjHZC$0o
zoKsFOT#XcqNHRzZx7EGra%T88c+qaKGgcbB;t-rCJqTHe(HJa7sf4<c&6I9GWI*pF
z$ZqB)Vjq)^06jg_Vr>h8PR-|Qd>GxLzl%-F8mCDEcn6;@y;V$m2ZC-TxK$kHxOyHw
zOqW_6dQh@^Q%VG-acqWf(3#ZLb}JU=S+&uQJH2k{{Bvg}%F$_T!$E5NNBcK18E6!E
zb4^ir@rSXh&I}0nrE>Is)GF<t>DaPunXW2{WL+9-=(Lu`ef7W;VuJ6toUI`lw@g2k
zK}&}Q<)n@iE`J6-?%JN{FAavcYf_NGm6!nbfS4>94DzAG-W;iqNSaZZ(`=BSA@5IX
zG)b8J-*1PTTW_R2?oK)t*rCA!G1?iA$FY#HF~5Kh995YQq|S^xFIQd<Z7$t*C4zbS
zg|;P`Mr?iUoYO$Xv5PE|r76V0Q&1o4b*Zft_O8@jIY^2)0@qw|{TCIkXJg~+cACi1
zTN{shE(vqn47m7*ur_SBdN%juJB@lVKSou@ff*cYTDGsBdpY*u4OL#Mru_Ofp)ReM
zwBxR~K<vDRq{87*u+*mF)Sl|#Y@e=tmEELWyO#OX`1YM63o-dm*Evp}t0Fr<FehUp
zgY9P;S#~^72K}ldnN!h0E*V&bmx*pR*?cgF%$m3!_eoQCWwJrwPrAZ7OKCJd>4+~^
zA>^{Sw8c0TC14jTanoX<dE8DPFElu)9IzDn{h%XGLzWyOZ!7HcCM$VyX^`^VPO$u<
zShIzt%?U(wJnZ@KtoD>cX}}sfV#YXZ1x)W;LmH~|u(B<)nSl(oPJM{GgC&RyHcsN_
z2$%irxpM5x4OSUG9Dp;Z0xNcIjM_cd?DcdgXK0BuH6jC=qVanekZM8>92(24xjdNT
zAEA~?+(VY6Pfqq3@6Yb}P6(G+&%(t0lyE*zFYk=_M(6iA*w;+3GTz0H-RL(RMhxx+
zyX9O(mk(|b;By;WHTKRz-bS;@p<ukD7hly&hR?5)ce3e?r#?MyU%~x;mK*W(iOVPA
zPUG5iP!3^GY=amM;Ty%!ALS3R{J|}_u9%-;$^g?P>UqVwm{evq;(Emm4$Xn$z+W+t
zbUah84QAQ#{U{8#5gPri|CmhY*T-!;v4-$V6jD4I)GsI;!vVxk<vUDVQ4c(UG$G$`
z{X@NRErNwUm}ae6Fo$ZC9BLvfX3l%|W?{Q!bZW!!sl(A0dbO-JEsgf$EaQxAP1Slf
z?Z*5<l}u|Jt+g`wet-qcsPf2J$mqSa*!Nc%9I>%Fyi`hl(*F3Ti9Ui5Sf!A1Om9X;
zSSbPQC@DuS+x`sfl4NDLHivJrTx$fc`z;_wN;HXL1E&V~HXtF<o6r%eU_%>FP#CRf
z@lHtb_hJHVZPfuPr~;%1vyvrZIFrM%d!P)@r2taxr+x<|v~-VHxLqLm*DmDWxKO6p
z2UszF<6CKYbR)Ao@K>H0_f&Cd-Xu0e(YIulQ^7{q(!r%wr3r@o`7A3O&!~)4j+kY)
zsyY|OnIvo;kX)=hAr@m+IJXXTTpao6c%Q=2@Z>e3kQa;j2ld)QX)YKgR0^V5btYt{
zg?8Ne+~&7BgiCG@Ojmg_!{Bfa$Bi<BXQZ+^R%BbnAn(Zuq=xPC){0hzaw<YXX=TnQ
zf&5rd59B<QA^1lj8%j%29v0FSKTOvB1^mN6?zJLmR*2{`;XDvBo@FGx9rbn!cU9Ta
z6hP6&uc?0;I+l`K-FPlh*J3mG3_op35=lnz#z!uLk{*{_L$eT5Wiv|R2sR<*D?11^
zFt+_ajJ<PoW=r%fnoc^lt&Y>NZQHhOTOHfBZQJPBNyk=qY}_w>&bjyf-neg!_s7o2
z_ob><t-0o!RoT0C)j`6KE9x977<&Z<@nnHEV&#+|6nPQA$}zxI2e@_s7ouoPA~-HP
zMI~2y>JeNq<*gVvp?Rpfqr?=Es9Py|cKZ<5Lp0vhNJ;DtBi@N1cuwsbDxUcn!yY8r
z@Qvc$>ih0}GF%RGHYI8EuWj99<^apEqZkT_-(W5wqK8;a@u}KyrMGOy9j?n(db*b|
zGMX!hfp$?AX;Ji0EBvn>>>@oP$$EpQzmhT9zUj)x_&ibdnOR5Gy^b4Rs4gKz9#GRK
zpVb(}lo^p)#eW3vJtwCX+V{)0)XqA*C0Q{c(<F}Wl`#fuQ<2=im0%X<IEraUWKV{p
zjOF-@ZVJhA5c|N#h!slkb7>>X(r*~D;IW34=$qpIdYaJmNIj1D$O~iXw${JxZCplZ
zNf4HZ$=O<c;{Bgbw7M8Wwz{@~fNF6efS>?RwCo&Nb<J(eooEdIZx6H1ySyF0wZ*eO
ze|SL|{NZ(EIh>O7`{HSs<3=|;FZ5zfpPiDmQrhd+(YD8eXBXo+HSF{7B3V{0cUq;?
z$Pd7JZ;-ttLg56kD-9)MlEm9(jqUTpWRK5HO_OcON9kS4v~Lv}K2P@o)?MMd?_Q5a
zlP+2e;PBb4#bDX_KbBo1Bk6AX+M1KgH;Xwps}K2ilU{e`bvm@kvQ0zn_x9cCTOZ0V
zwdq`4KTWq5@l<Zyt)JvFd@?I}e)d#!QCTLG^jJ*aEMmbXKhP!&&F`KFS}SA#f9ZO<
zwyy&#y}RByaIR0^yHmHW*P$(mfb3Swpf1Vboy^f8rCrz?*tPGj_I|mx*Lg`<uN>-m
z6?9_Ekj1l%AoH@-negp*)kUYpPs!0WL!hk~O6<PI)yd%T$wrKRJsKG*5nclKCctK&
z@zpUz3A*c8D><;b;``t%$=g|<&iR9neipN}XafEG_;!Te*-;!a|AgE$pys1iZE?mP
z8fHu7ryc1QDAy^d1pLF#kB3sMso1mzU~9!KbQeBHRrVOAun)U|1cL1O)%S27-9z9Q
zKRG65LKSP%>4`~mCUu$2;ClGc*`epvktUcJbKCq0xHI546FO2@=Jt8X-3TO@9q;sU
za5cZFM`Db*F!JM*&l@m}njThm%J<na9*r@6SIfR{r$V#6gDBhUX9s()SF~6Y`%jpK
zD2zQkW!{`mqSkj$;<fN<`tetm)+`^$k3ALCkV7pGA3%_#w0w^Yy3%~e>H2TRo%I?%
z?|jpLcnxJ#uASx1AdM2qNB)2{t)JaoO?S=avUFB$L{|G^Wy4Nce9UzW^?V$3tW6JG
zb)0qB!`eoAsP5@nE*~{*F4i<X3{*7yu?W<)5eZyhU%M-1>FjL7fV;GETkL7&#MXI(
zC@e8^cjm6vhM^5H^m6giE}&_Mfdw~n*Xh8CeExHJv3YW7!1fLZ#*>|wurBwAsb^Eh
zrWx1ymiDbkQ%1+^<lO}j(A4Es#aYG9;u8cnEDgBo-k({<>_sr%9sH(s*RBZY*;U%6
z_q)XlW*!Gu!1`q%$v?LS1iaDyx3nGu6MrmByCybcf=rb<zy=Y!Wob=9eSBDRLly+#
zKTcvomQ}yv>f*&*PXD2+pKUdJy}5L`)UIO1+630R@N$ZR3k@~nPi*fWnZ33k=n*7F
z6N^ael@u!Ggkc_0<ix(Exn!1_K=o9Y+25XUdVdAZ5}4zA7QL?7b{^ZF!H<n787m2(
zEuyRxA0Ck$e4Y6ke`V@B)wgLGPuu4x*{IV+)4RC6dbD^we+~M9uB#=B*Oy`@ibJ{y
z+#r){#9JvI@HIe788!Xby{UJ-rebJf;uUfs)hifSllnc4g3pV`(2KsERU6mm@i3(2
zHTyABj`Jhq*5$%|Lp<+Iw>!tAJ+u+?&F^D~JSB&2kYWKUIpGO8C}n}S>nYin*Xw5T
zgQSU9B^G#Q#P{hiV_NoX2z)ncgoHHN$HT`9#ch6d-#DIS{@E6g&<|_AzKR1|@VpB)
zBeC7cKc5`m_h0_pgtVZ)$zQn8;UQ~M@@{EsYdvh0`~mOTmAuoPnmRKbulacY^8pP%
z-QoOv_MVKBwNN(ljQ-5p<yq1xMPAxx{O8{Lg4pu}$Jh0CLbfYnH*Zq`uq91Z!aG;M
z>66R+fvbh?$D_>2g_j$1r?;zuBP<osFf2-hn=#X)y&ET9<U*hA=sdRe(y_9aQ>9Y?
z`X$qkHIxFI%N&$bV)3_@DRE0doSBk5Byin)-awwaXZMX<__d{`;jab0$bR3%W!g1+
z*=jWPm@Z@C)#)VhDKk>H_4|Dnj%USW;)9_MI!nAK1>z3bV=?5WJa1zkNZ(0PgE6A%
z;Y<V>;JSnVY%F#o<9Kdb`c+3p&{1QPwsx?eMb)ij7Ml*_xS3)SW$uBqgKO`(I^W(s
z+ls4Vdlyu|_Vyv+Vt>IR4lwb=hdsrFJzWJSf!z<GVj4XdlMRw8m+>8vh!MuuGN18h
zySr6=X8$2QgYTykb`>vDnM}$N#;yci<40_VN;MZ4A`-)2IL<>ZPV%usm=ptrnaB6z
zixn(+tbeg8Lo`xPP;6;+xlVuy+${gMPKlmUsFh8gM4{Wh0HMc_5TVU0Q>K7A6p5mC
z`YJ4<6Qz1O0TN2}HCs`Vip??O>L6gutmi*qZx04Z{ef3m&9VMDwV_4C-i3t|>g699
zGL=~k3zK(4!riT8cRt;%&^EVp@+ZBFz)@f+%e=5(e=y84tqkR7O1Mj?%AjT2T_!5C
zTUU(~@hA{aPbhvFY{k8^1xGjFzCq5D|F{sFpV<*ITVraBf>6^8v3vW9H#rCFSP=ln
zCEhUj)4sC$&Lp=e@cu2MqtTn&;%%<S4ZcSn=!Vu9Xvr*#sTCK4SOwAq-B(NT2p*P&
z)M)Zdz5uJfAYnMpBIZXGAsw)^(Uai!`taH{vM3j4HEQh2*F01eg(!`z1d$RBsuN1{
zn^fM${&vjBU~>|<vuvi;F#LXfOj>)RAwiHdx9!?$?EZQw0<lTQc$*dATX;6=Vv+F_
zwwAyo%`c`9nBGa?OB@jJm3QlS+_i=D2aF{aV}*AazXM33x=mO#RA?%ogOgMBtLkFJ
z<CBL#2UItwKyPZ)ouz_y0!~2esE}OHrOfzcY#JYCbF*jp9Qy`Cxb9`XqF3H!*c=2M
zqhO6{w&}5#)x)E`gIbZpm)#!+G~L_M-sFn(Ne3K*p9Z8UK_#|X$rTq^nBx;Wf+clE
z-ipwytge>ELkA<MJ7Wimi0lZ@ZKSK#jNrh69=P;j@vuh#s*R8JBPaieEWKr+NtI+*
zhryHMYH<hFqT5X|0qs~osj=h6#R2~&r)=d`+1O#a7odQW344dE|E2Fl{+=r67lvi)
z80S98t}HVB$(@-90%<1!#=sKOvwT&9$XSa?z9*0L%{o}KBf}t!)stX>Y)-WmM0YU)
z`+K^B@JR$e3#@T0BlGZS?L4EPkK4s#mI3XPO!&0b1(u7K->d{t?eD@{XKj8uU>Akj
z^`@Sz#6ssmGMR(KLd&(QDxxSw7#6~#$U|jA{aYb;cUvAj@pcx@Zs)JQz1xVP0>fW@
zkdupZS0uy_abS4zqqCcFojG|h%|Q6Dp}#mZVDnN;7%|X6`rY$jEihv3<0lT6y~d8P
z-60beBu)pAa44@!oQSmSIV$*%Hs0f9<8DRSjC?2NSgArukZ7N?8^t-?urX6x10U16
z?+b`~Wm(2vy&5=^F!9<8vUUmqRWaAQ^N>`WSrrr{bI@p;d`y=9eiY%V#JIU2jh0+n
zW*@t6{nJhO5^#uTgHjr14)U_i<9?4oN(ZuheG{M6FW8Z$d7Y20ejqBrlKJ16lsy!Z
zByQppGkLCyNplif5^;2Ha<*+dJZK4gDNm%?W_@S_Ui;1R2R+sfNi5tjKA6!xLn-z0
zJ~zA{CKEr>d1y*{KC)ni-F0UM*|{a_^PUZ8gud-Jh2Y|LAVSrUz&iTtWtS!`ip9dJ
zAj6|ZPyOm>U$OC&^O<R9bpe`|RNv@+0ROITopzTK`p)_LU3$8{z-O4)Z=>WK;zvz0
zigtUmP9fAl$z=`~EJ#kSFWnAwYX9L>@l0J^r3?YbGSQS3n$$HU2WTY-&o%QRDgjx}
ztDW(6)2WZ(9DM)~Bm@CIhwY2YK5mw)ldD{07NSm6b*Z?`>3*K8;Io=bMw4g9t-h_2
zu@9;DsY%CD4}~|$=?IOt1BepnwqZ`PR2lNz^4KbP&an-lcUAl=_IF5n?E@&LAn)h*
zAUM&ZFJ(BCFF5RpWWhGI@DZkJ9W4#;`IvnTs>C?@>l``Ua<`*Ao(^9e>b7U63Uw`P
z+FnaFGs}T;UAgziNA*Yuf-N=}^{7Eo!LvLY{Bg2Wjj{_5w(+n!l3x=VmGElsZ4a`)
zK7F&0%sIzDIB870jUAE@$I;~ZZ9kQRIbzCJDQE}DYgy(Hli(@|d|$m;^=rT-Q=qk^
z3I4Y{<9yn--Z9qAg1Sn(^SR1l84($Gsyh^G7(G0X{_l3<ZUS6otnFT82X<6`IVtZW
zXt;TJX=RB<$;zJc9o**E{JKC?DHI*;T@l1wnVFR)oHRO^X1(w6&>>ljjlz&o-swf!
z7)2y!NZrUHi!x!sE>U2fU<Y8|uuPSbzV9QN$|jBY8MYW1FXgxE0TqG`GGVOd>ytoE
z(!4XJD3fBA=f@0pL;fZ=AwpCOVz@#zKt62T;Y8SM+z^|)I*yi+A!wMA-t2A*KUOeP
zHm&|4WP6US*fV2xZJBXdc^GOSWtzf$-n!xbkhr*Nk(fHX)RrFxRTn+``1`(*2Iz@F
zfSJ!2Q3pLQu)hN+Q3-T`%iM!eRLid&ixs+_{s<POpKxOw#Ukgi!420>qumXWfNS3h
zo(~PG>=0GXQgMlW=c(hF71ytwh0m)@RJX-+U>rr_lnioOc!p#OF04}NS$K7j80lp1
zOW`<EKb~tpW9)6s8e!bB4PXDD`Mis#VL`m_TKtlDKl1TijRs+y3S5v<mV_vvg-rMW
zA@eQ5*ypbA(6mW%W!~|2?$G|k{kZ<I<%(sF@k%LdaW+W6=An^+<r47>;IC!ZEIQv*
z7)WJ!_B9}5sg$lOSJYPH_Y(G7>krY$Ae<=2LU87Aqy02T_f3mMv}NO=^opsR&~iZ`
z6pc9uoxA#&75(aeA~mv+S}rZcu&(Tq6cmQT0ulB0Ok3`d_OWuX8pA&=XupCl7#mAX
zCWsgd^3g>{Q+STjZ|K~AC!*vAGFA}3jt?gH9YqZDZF3Pd3ZiA_{qyi*IyWN&_U2LH
zJPdo`)j?&)OXWJYm3KN$O<AdxDQ_J=AF-KqnsJ1W`=a~eS@RGwi4%NrH)T>`?dn0H
z9T(04BOiOf>!}14+>pS5?UwS<n(iw$`@mGBA$MZ&<{(Rh>1%4})LdtQp(*esJW&PP
zQ%%=aYujC?drGz8;7pOj7fB}{Kao`h#&8Km%%6flD{>f=Tt4yZV#M6?5DaRxP#OYl
zRc`x=Kq>q(XhjWe5O9@=2U_iKUc=q?6N_jGy)y*0%_wHpCgA%eC5tMP8okriJ+3!8
z_j}LhfI0-Ronhr(2Ql_s6<09$r=KVb0z0)%%#wdTJVeGC{MdihHBH&&xv7Babu_KA
z(=9-i_v($=Si90UETP6@P)scMVTqgb3a^0S<b~v4-%0I9wmK7`><ut^Yxqd?FkuH6
zw#z_c03rCvx=}>fAdoFvn@g;CEMgxueWAxsy9QgQde1B&hj{GRKSpwsuCjx6Vnj!)
z(6I<;4%YdGEMnQ||0C&OexE(7dj4f7BC_atfeixOwz%E&7a}+-Bx3}A>S(7|LdXk8
zq%Bf@&lKwr1TRm`oNNTy<**`$@Dp8mkuqIa`YK4*XtI2v*I5&VnnR2tBuExLI7aDa
zDp97FxI7uc9WhAVY@WvNwBxN7I*9lyeLd`Lj@wvAbdZN1PIwkD#W6P}@T>W!B{)NE
zPxTtn)fBQZc1}-%(Nhz|?hZ&-V#QjQsF7E{CW&KsNUy{xwal{s|9qf|zp9YVVx!*>
zAf!v>Cza~K{6Z&VVN0luQs4yVOdTu{hRBQ(Us%A^?(_qk&B+aHRc|*1FO?v+rD3X1
zn;?b{E4V=i*&RUd!8BH(8RMq*m3j4k@LP@YkzX$1)EIlA7hLW{(6FAPUkHk<T^Zs`
zHPQ_*){0<+YcgZazP8{1B$-a&p<zs=1GXW2Eg0CbK78qD8B^Y(w{O&iJe+?L?I8N<
zRF5_>zZ%A@7ULXagMA)tA%D;hS-y0)B`3ZB_38drZf`tkew0wVX9-ha%8O$8_TJl0
zt)9ZtXK4Imf1GH8GRfCV1k8O>a3s2?0KLAHP@-@S9>kkDEKhbqM)shh^eWQrTM_j6
zLnd||)hN?MD>Up9JkTg2XKI@u(gPg8X=LNj9)>@Dw-vy_6Sl;xX9k>(f6*Hu^Qy?J
zngu*_-VOC1L%0KM)n5m6AI~GDLz4AsCwG%zt3kr=7YgbGSBme>hN8fzo=}dIi#0X*
z>cY(lKQ>q_-<>9lIsZ7%$82R)CMWJUF2p`7b8CUT%tuIM;!g5xuj6<cWM3U<VSI>T
ziVV7N>pHgU^KJIZp!-Q)f;jC@?hYc#w{d$eomJH2?KV3!2Fcn*tj6eeQ^1OMdYW=N
zE?Ine;|KHSl<febO`-x<-IQ$)xqdj57U_VfVbJo$%ByxHvxNqr=e0T3!DL)8yJ~8e
zx*t?Gap-2bTPlqHBAm<>v%!(j-HVm@Y0U13ic;sLkPu1{sun$?+etB~2gT^i7Dbg1
zO!>cS;Y8IkX|B0sO->pLV{EkpzeHBy$lzz~qdgmmG9RZPskW!m+R1j~Jy9(1wb6IS
zD9Yqj(lD09ZhWH!iYp_A+&48<bWdbxRCX6jS60O97mR)9FXrNi@+erv#c4x-PjO0*
znh-QiJQ_GeiC|Ar#EgU}(vM)rZjO~Wkdoq#_&(#*tZ{aRy8KLa8#Uy7N2oc@)r^R$
z`pf(PBuPTS-AyfSrWbf8L1jFg$#^hYi|NvDWwwaRfq^19eIx>mjv+b?RRR8TTd0T&
z1VgD3d!^)n8?}gbRgREv7_5m$EkY$>qJy6TKle$I!&9xWVR2uP!~2zcsJL&R2PUsh
z8`n<`VT1tl%K|ofWmCE#iJUYfZv?ZPLY%0Iq`K5p!IVK-dqeHY%}9^JuVsc3*rA|z
z$>DMC9q9C#y#$dVqd2J#M+a1RTocfX=b)-ApvB4@rtj5RKOiw{U7pV+)ZObHeMBli
zlo*<6v9df`=GhoqXrXj~T3B@E(0`TO-11BDml3DAH*plG?~7dm)}beFw(^0^Z|iqU
z{Mf+;vfy2B&4G{u!s6ai#4idITJn-@Apn{D+K=Q{QgIOzydz%uQlP`tIF0KE{=={B
zI2j~g4!nFm=-6P!h_bnL(5Yy}C50wo<Xm`&BK*aHvlB<jMh-00rf&u4?t0nrDIQcv
z<ZjDBD2)Y@Fd^KG1PSGR(3!Oe4>)eT^g|O)ibje5=4jD@;hKbM`~9#qP3=!+TusOj
zvdgj#SwzaWseR3xb~fIhNp2_MWGFZ;vQ|#Z*yv6n;gTuy>i%ORIR@)7WbBFanR0}r
zHXuc;G<;o!ISe<yj;Mg(ngiTJc}BGn;2LOXh(*%Xw-3G?$jNo51k-MR$8AAo`bbnq
z<>^4(Y()cyr`Ob%-J2FM-Z-Q#g<+ah;9f1EbW2CAnjcdW2kZgU0UN!!B55=~UpT#6
zb4Gei)`o%0%3b*jMJIw%*G)Ua+fZqtCTrBhFljVk7*7NYBVo8G@;tvzu6s?+i^(QD
z68RbH?EsUkiX&>Q?5EHa+I1|0;2<koqWl7i`pHb_%wvN?!)7Z169vPd_B^e4*DMmT
z>>4Azow~np1O&^_QuL`Jv9*h4@^|9UEZT&cSryY9Sh}^f*;se`+244sns-&U3CxhF
z?@s=JO^8r?2Z?2PX^LY0B%oC`i%5HVcY=}5wtyn<EMR+LDpfW^iil-Ivj>tAw5dx}
zV5|=~Fbh|DJf-itbT%@9&ns96hnPjmMuNnVWgRwOp|+03WxUB3JAW}P=?+TyHPj#M
zAB4ra4=h)`!0pgF=b85Xpw1>;O_`}E7n_{MK{F`;;0f!9aWc$YlE4<Zb-C}F|3p4A
zd1}##J~$1g`Q`is#M6&2fhu%Q$o#Pkdh-W{9==NBCH*S10lv>IRVWQ$A7TyxeocaY
zJ2>#m`OhuZy_FgZq_aAR@f1vR8sto9k9m7_u#PIIi77Zc@?)i!1(I^3mu7(b0CU*b
znUs1-=@EWKTlJ;Bt0K+<#yg5!a0cLQzh26WM`Pa2IcX|hgLY37>nIk@83K;@d%I<P
z+6jAIzVo_(aiaBdK_=#^fe>0OI*>&l-X|JU{?Iz3O6J~=y68n}D^4O16ccD77mO8$
z!K#1NM__0xe~L@%_))|(L1zcJVGu3#IuSQZW9a~S^o@1vvIl_>qGi5kG-(G4Ov^;Z
zjpbCMI0i8h1O!6GxRjMeO`td4>0w|lDev7Fx&%qTa=f<cI~ZrBNO}+f<E=ghlT@a;
z?Dm2mslSU^nAXxOF(ax00>dsj2xe9ZgdnMEGm=rT2n;`|nzpD&FL2!0&}7U{rLZrf
z44A}dzl<ay^!!H)-H#Qy7$iCbla7_SBobL3u&38|r_0^UKoH0(<eJg!*AC8$oT3u1
zM7wXQ5~e7(mkP+?q6w7PLWkwuuYYOqfhGjZcXCa`b}1@kOqE;{s@@Z?2T5c`RRlrb
zfwv0d1w@1zZ^y$sYn`#fh5cj!k2n^R&niusE;eOEcj8>DHjrd2HHdIO7taS7IXLzL
zqpD7w!8rt+c6GuroCy`+u;zY14i7=Vo4`<Y5XZz}tq0$4;=uIABpFwRSdSSJ?$7CJ
z!oXf0ETP*CVs4||UG=OpXOZ4L6{ZrZH+2|;+$Mj#`YjhK!UHT8@1TVeZ@i6uwJ)0|
zRnSw73kXvn)nA<WD;!kmDGh0Ayvvc4(`_uHWwjqq&C$ugZbYnGUM2UgbZMkw)`7lq
z&_fVlw<HEnGts7WX@AOsRj($A5?P23o^ff&m{8>Y4K%Z{6ViC`+};w}3eoh{xnpvE
zMyRIa1_ML3HuOBi7>IJ#sXY05q^W0ao?WhuoSTt)l2kv;1C3kTb-%EvZOYF3FY41V
zzC6XUIlM&^;6ZkhhMB!0nhRcpH1KQU6;cTxzDsjw<qQn-_*BBlU-m{B^f<=6C&DV{
zq2Mn&GhPC-;E2N;W9RWv^d0R$r5b*eUR@56iPQPRs4o+)wf0k<vAEnt)9TVR)S!~J
zdhaEu_~pNGqix1va>3UXnBl0{s@h7`lh>;j?iBi6&;E+c43W#EvyVpFANEyu>Xs@)
zyjOU(e^N^)1{T1aD16t(#zrW%$Yqc~&5eGX%RPKYCMViQcVY<mIwPl^L<4QP9CJPD
z)Et*ZPu6XqL#}$+ce6i$)8bw!Isaqrg|bE<#6lc-I!8w(!d-=_cP|te10^6`HCm9=
zEBZWA?hg!1{Jc6%l|6qsBx-tY*70>cZExc|a42Xom-X`vqm})6STI#3&@%UqX+l3S
zxWu#oT?<=+fp3zjAom)mUG#Udvp7<I4jE&%l@m9uO7zk&zQ`P!97&=tex}LMFa_vT
zg%UtFMEU%$NldqcuLN?9c0c^Cs{$@Mqs6%qN1h^-5$gA}4tS}sg)zfpe5-U1?b6W|
z+P#1JOGO8}$Pig&jvl~Zl8Mh5Ip>sLGCX^7MYHH(-g||P5MHx8YXOo$UFX>}#PKXj
zC{kfg*JnuF*IcZ7+^~dtYvmY9t{HqD3KR2jJU!opY4f-mGp+gi30D$9fBiU9@|AK$
zcu5sR*2*1P8NJLoFyORgH*sD38<?Ts5qVKqSE95M`QK&h3GT;_tzRZ4K<1E&D${<=
z1&f?FBgu&zePO4(hNzRuO~y8Y4{OaY4~&;PNDyEE!j!})sj0kmtqq!80YxZ6M)Aw0
zbJxVsi4+8ul~`vZrhnk-RMc<jh-Votll?Jl-Y>Zo^n*)b^#n`5k*}<g6U@U9HucUa
z4nG@DcHYy@K9nL4CG|?u?2GNYQl|HH0b}M5IyaX4T!=VmJQ9%V1}q3XpCPOCXo245
z=t~``fT!ku;&1M?Jzr<Dn|p=&_c;__v=A$%P|SqLNK@DPeq?p}k15$YSo2}4U*xM`
zFV|GLaEeR4X^g@}ox782Q%n<1N1yDUF;o4tpMCZ_VNGV_TEMn+tIvnaw2Pc8_O0=q
z^B+0gV(pxxhbD?8tkDmxyq1Ut#^)|TK==_min2l=#%BaYwQ9j5Hs2()ABN%|M$V<-
zJskyv8EWNe6JQiQ7$ehtSavAdwc49wIvL1Io_Xy1E|2zladC!1uq(sB-P_;=6q#Lz
z-Ru!-7Qb)Ryd8GW<32>F%#TF}aipfK0|`GKK~4ytFmM6<eaiaOkDP6SQ*m%F$5+o2
zOO!RIUh0}bPbsH{fx#TvvhW)w1%LB<t5z4vjD}CVyqcD<$)=<J49tE!!EuTg(pX?I
zZ<Gm-`3Yo*bf|<)<sJcub$Hs`b$r0SgWiv#Zu)?d2izE$<GxBZ71+CXbI}+e?7%@e
z20|4uagatPG#B&>N(vYEmsCdhJ*CQ>6*7HGw->d7%rJ6U!UA1~`sMYJujNRq2Uyv&
z+BP<O-wm|d^?5R;b1G0=ey1((AJ6=>5Bm~?OS$b<N-1D}d(ejr14?CeNRjTJ>A=J5
zq83VQb`4&88_Rm{;NDFtH}EZm&u55$6~`JgF8A5(bcHLBQ<ywDrG~_O7wDn@S)qgh
zc`|4<^>rpGR6<Gc2MTrZ?N3@wy&V$2nb2(ReZzQ9A_%1}E3x3oBjb~1Mu_0RnKc$;
z_6!p&nLrU@#z9*UYrz&hGfxh9=>`dP6%_1g!-wp}>`;@;2pZi#RY&<ZAznNY2g=vj
zESbyX(4+kiB#)7Mvj>kte&R<hulkTYnQgL1zJyW6%wrXGS7_x^WY3u3;}Tb>6_nx<
z)i)6#oq(f~Li9Z-4d&~u^oxVyc?zL?Z3dj)UUt*qBvMGyGn*r;!sq-U%LrejaMiAA
z`+Ki*Y0pKUHSnBDe2>?X=rO`&CI@$3s46cYfitm^Fwgk;A?L0RA5TRLVN)W-6mS#}
zHVs#RFv82P8Ve8xz`zfy)`5OISu&%jqX^xqC;NfnPAKL_VlPPD!NZa4%$Ej_6^5X;
z3Z%1P_Lyq%>zcQ~Rv+_DkyYIOHgDIe0z6KJ$}BQ1*fi!iegJH#X5Drp2W}ay1Vi!j
zI1b`PH&E7fLEuUqm$|D>_NtZ>Q!-lRzDAUY|1RPTUy;0HM?H=A7b|V#VxKqaK^Q2+
zVlFRUW>Lw2y@#_aCJ<DHUU{AQWi?3R<Vxl6qxaZjK%0_bLU(?}Ku5*tSKjqH?>~k`
z4N-)!lkM_%&2>9axb&(9_j7$_N-X9_boot_jkW3xHpPf<%+AUL<70S1;_JE$-KPe`
zXYB=o*N88jD?ia#1nR2SLbWS(Z%&v>Qy1Cc#7o~>e`rPf|0r@n_ak34;MVp|esaV+
zLkxBCa4$<)z(y7ks&_;lPO;+A<SLw~Ctmv6)cFu^L^H$1l{kvgH|sj!l<Xwc!JKOY
z5g0Oh%-LZC)~QmA5#~*fs+AgYHUe5sxjl?fs1xy}y^Wk7_4uON7vUMkaGKf+3F7rc
z#R*P|BPpVUz??{lQ~TXf$-UbSRO=ab*#F$`jm7{aO2cChCnXY2iLb~K_-z1=bZ9je
zs`NLy(%btUa7t?u+6aQ;%C7Je?C+NRQvxMT%%st6+R05aIh389-=aWOm89K9Zq}1O
zP3`W%k!J9h9Mh5x?KvTkCHSvrWZKqe5i@vmOF4YiV+HVIRmULCBvml}OvvfpqrUt;
zc99rn>T}}OHwMj<UHBpq-;)&I*S+o{Qsd1iM&>yMm6QZ?YSF+=7^$(xfZpU%W@J{8
zk+K9Q+$2a6NWsNL68OZ)MiRIhQEC)~-DpS>7~c+VHU_lFPl;I`?&T&CJpK(oGd_=k
zi;YC^#??$B*n~Daek?*G;iiXC5)9QEUVbdqoI20aQLfQRQ!@DU11~q89)v7!VJ(XU
zL;*K9zV8(`GrsR!Sc%~qsp4e(SeAQYqK>o<+C+V-VxSGbK^TkwJ#TzXDrc&@B!^?h
z+|O8C*&jV--$&Acu!<-d>_*;zj)eAgPqyuj{OB2SYSu;zP6~I6YQo`1YmPZVp9m_D
z@RfbwlOB~|+3~K7zZlGTrVN&7yANxD`L1wpvF^TlvK}cC8U#L;Xgd02*g))cJ+bwq
zg#@r)4XJKM-keMgx((*E&YvSwHdY|_pvN~@t8!{H$}UO1dIiQK>v|0ddnrNXYUSST
z32CKeTfQA4<~Wk9gSj@G-r9oUvWYg~XRNVe9bv`sBZH<+pb?k*hH<7h@4yZsIakrD
zkVHLHt+14o{W|FtVm636^<2J>7=+9Wo*codx5%$Xxw4h}pjIE4i5NatnT-%J{Qfkc
z24Zogr!H82u2!k9ylOj*6}-e^!ir|eXO2&0ISNXGW~qjr*kTGh5W|MC<cDovTS=&$
z2`KAq|61uEX_iqnYp=VTje`j-L3WPh+EJy?G=+`=Ms3FbrJlPEYyi#35~10xc{t9J
z|I3|rGZ^+B>EpIBtRX+WNy~VE0n<Cw(#m>3|0vopmOOeQ(Q-gNsHIyzFL`*8duUed
z3Vfx0MaX}p0DltFmJ3%f_~||r0DP*ti1oYCXJM62jflKrYY59@??T;>S2>5Ax|rkB
zD71w9>zE#_XA(PB0eM<DL#v10USEPi=rxDhocirH7uB2SLSetfK*M3=FuUXacI*=d
zptE#VQ>v_YLWsX8?O{RHXB-4j!}JIm1gAvw`s-o#ZXtv?zoyXw)*mJ#yQ2w@X@DPS
za}eR{lMEwhydYqL^ui_5$7-U)(KGznm&O=CUN{T&BQk~IrZU~}(O9fZ26L!$|K+S1
z#or5;K<`KO&Csd70G-q@)zr;t4I68~dq86jag)$AaxQ*U51P#IILg^BPZIJAr`&Ka
zo)1^l>{zBs0{yvb<$()Imf{lT-X`)4A1v-9Gy7Y*U+^s35p?|(%Su2c4CSAO96fY!
zbR#pPrjYUsKHGY4gBtFy=Adud!C?6Nq{TaX(bYRy7|2$-GUw41vyb0fL1y4mI3cvS
zJ_<8(j^^JItXl_=myWUeX69=kEis~cf;sQ8U^mE{2{yj85ADOLvZ378RC02~MO7oh
zb1w!WCpm>|K3cXK)_j>Q|Aol>ZOvI&h~Ay%cdM^eqOkyuAmQ)5(V4GD=W^Sw*VnIv
zKyx|{Rzo|yMPd~r-XKZ$DMPeYbd(;5e5Ff}Jx9W>&=&zx%vLApct05W>DvgP1@fMC
zSGi#zM;DeT^S%NL%qBqjp~?DA$!o!<+*9#R?1g6Q;qsk4;06ty$^lOUL&0BUvr_IC
z;OvA5uNDCd6=msC^67+-Z&!BUkZTU^R6uI-iJaw}M(uiAcd{hcn-qm9rfBSC7NJ=2
z(}2hJ9qkQ03&f65N++8$VQI#KuEGStkkphvW0$@O`YOkA^AzN(`^lK$<S<27DD%WM
zd6)O)VPD|MW1gE+{)xJ|L1p-rL8&{t!cK(crJVT&I|H+;cwes>%UaGcLz>~qH>7Q3
z4(^4Uf3Cs4lduzA4-4X^z#gO7)AXq0Coi;!k)G-)s!z!c&15QN#Lgf_EyF`PV)SuC
zv~w_22B|o&5jS3TZQ`W6=J3o}eLMjr+xi`FPLg6k0eU86fCTYeQcQ4eXh`N)_M&4S
z9;xlae$1^?ASLp+A=TO3JO7n=J`%ikdE>P5KG3_bvyqapf!peoZeh}R+UH97h+GWe
zW!XA(cahlB0^5*Xm5Q=FjfyehqoI;3$Gg1>B%$KW)qJzyHpmir;Ld6SYRtw-iqh&M
zEaUwpkVPS5Hi6{JL3{+^Z@~n}`;O)U6(MPv4;>~|x>$tTJVd|0<y+3m+uOW(LLOi{
zXBzJs%ZW=oCSnDl&mz1otHQx&CFE~;St|~VR38srs^kM5F@`gnCcSf!SYbPFI2YS#
zj2(Y{Q5&!^*~>iMc993Rz1H`CUYaq+_OdwyoE6dSD>w4se)mN+PZ_w?v#rpa#F>!o
zVSeBExelp!Lx=4YQTC^<3SJpef|$cQ2~Qm+rRHT#cbQ&&E@77EzV7*Vj0*9xdmx@O
zi*I(8{ZCD=(0(D4JwO<7zBfu+Sy#6Cww^dBAHW;>H?&{4%-%`-t{z#(T1;I=dY*@W
z>R-`D&Ic~_lxn+e11cguv9kX8eogzUJIZ_YcD1MUd^iE=zP|@1XXL#ID?<LU1*(_)
z8SrD{+SbNDFIw*zv4ujFKX}GzsFl=;&pxVm*&|upCM`#`;pgh{Ydq=@gXyDJJn95P
z4e(_xiRDr9(^5RB5hBU=2TT`I_0k>ZUQ4tj1I}aS2q3&hBSgS{j|~v&Tx0Qzd$qv7
zW$N?Y81p277x6i*#=;LKmGZXzCD6ps<?9`IzsuDR3L6<bbW`D0_-i6H1sWf$lYN^x
zA=jx9l^qj9urqNa#+tT2P_q|p8hHgN&oVWFRLW7IwqmTRJ(F*q6<QW2)g<BF;agp9
z2kH8So4ckj>Mr6B!?q55H?*R1Gj<sNGDn!-Z{OI}m|Z*3|1h_YVBcy)O>3JT-swjh
zhOv*h^-WO$6{|H)x(Ao2QUpcJHbbP#zV9*uvpO-ItMliM<J8#8>s;boYO5nBMAnpX
zSay#77G0f#`fi8M^ZY5ZpV~8S^IbcS0W_YFd2c3ITl6tu4%XIvVrREZrZ;*<)9U?#
z{9J8Ha6Fa&cc!7P@d&a7qhDIZ>?haJn6fjdBvi76%ZqjzVB))`8-grY=v?#}A8GG5
z@L^Oz*n<I+_rC*M`D3?oc~bL`?rwy^bqn-O7G!IUFfsyL56zf($~LrgwHB&tEKJ|@
zqilHEI}Vt5JG!y_4l-Bi?-V({24~{x5c3lE1pfZQgek+dkHI#8xNCdX6MA+u<L;vw
zX;$)m=>~8X+`aY_Iita^zw6bOr=~=3`1)YZNNm3FJBXh!3*T`k8l%@M9!%-_t-0g1
z0FfXC{pPKiUmiL?FdV}IBlYvB@jA{BYTINb4$ijl$W85fnNDq|QF;Ms^n|FqR~Z)U
zGIVHyU$O|^hpoHyO67Vns*0+Kt#nq~HHj@{CZs{rP;a>3NBPDM%+vd(JDqUHp$9hk
zmE9Yw@^mGg;D`u~#9FGD7S#{4%$~ouvdq4ymuD~k%<g`z?rd!FaJpc}E%rp(pis&-
zoTz+A!e6dc{hUBGpXMT!V*0(qe<5qhS%?l*eD^x76G}pTTn3sgCD{eHsO0wSD4-R0
z;7qM`qm@5IQA}N}^vp{i5#N!TDx3evXuv{YfPo2bH~Z(uc@$t}<kN0^&sDwG6rME@
z?B{wC;hHD-j~m-9ubU_HuE$HJoJG78S$vD>Gq~z(?cHHU3~7PA&((s3Snr&F2r|+p
zA1t?gWg7&cKQ4rQl{#=EM+PeJ7nyaZ9G-nHzl*=onjYOXygHh7()aP9wW^Ai!;1VV
zZ(pXonq%mbJ?%s4ItYfNTvteWstiT5QgN_o2TP86Y4=sfhNbajWyNS^sPAk$d#GeL
zadh*xAi{Bnso*_oaB_1_*wp&q!oajp%-f`pX!YoF`+mju<yT1=B0PMWM8W$=&t~kZ
z%16G(xyA$RRvL}!!^PZheeq&fR@1I40&eQSZEiZiD~~?7eQtF9RlTalU7qkF>>luJ
zsKQ?%@_HUH5({4Z807}$J8o{R+}1g}FbY$aO^dv8bG!_G?)U09k+NZji<brzc=rDy
zeP`x`Bfd+z-n-j)JhaJd2=q8qP5{poJJK9EpDD)$Qc*w#;#OjsnA{i|+K`6pC5k0!
zVmgN?EoXhpFIUtivRXI+tdZnaESnK*lPJP^z?Sp_>$|m7elyv`94IxwpIkp-Wx(YE
zuh!b=Df0Q=W<LbF6LpJ?%f2hBB5?d+@?3Smdw7EJx_-tQj%*)75d>pfv!&59v}hYT
zH@IjEv|WR0WExhpWQ#5MZhfaYMic4HlysMIid%OV-mKZ`V^|$m;aTBhxN~av0;}5k
zTwUeJUs}Ay^>yY>6XHwdGc0`4UHYo6jAx$ZaSM=Rp3S1ITd9+6(^ldZGtEkgi(^4(
z#rk&W@S?Rr!K|vnJPovN)jE``TEhm%ntE4xbB4Pky`lVz*``d(ta5Lhv*uV=4-Hgj
zoXr__^SX|+<_Ce3rf*GhhGfef(Yp0$XJo}X5JC7xGMV>Wbk%8!PmvAhn(QxWX$(14
zE2o+>78CC_l!!$eLs0C13l_dmvzEMvR2S^_<vkn3bCz5-pbl8_{59)i-f9~nAbO|u
zxbKHc=HALbVPA}2Rut_{Sr`wST{oIjQZpvVK;H^JKcfk@T(IsQ)~?f`+B<8WyJ15h
zh_<xtTI*J<-y_>PT2JGoT{RP=tXQ<vCGWVb>+D+N0Ux(V!4BxRYV28i`9=<{b8Vct
zXo@{7xncj=#Ikk#oe>CsZ{GG~2M9o&p-pNi+w&x<qvP+CZ-)CN{2oO0h-(%Sj5p8}
zhyB-S>r^?bggUsI0i3q#gYU#}zA9g7I2n;(CJuhaX^$RM_S$>WKe7{rd~cVbvnvm^
z)lFVwz@_vvu?mg|2~X;^7jtm4V~SnZqNe6EB0Xb6k{~xqq_TTu>%KH8_rr*~7Y{@Z
z^d2{ghPyK%40bak8V;Rf9@pD06)zaqDK8WPg7F{Kh^_Xa{Nqs2NdG*6gc5Jl1IN-r
zM*bBN$A*yetAD}7%x&ameA^I?4Yi%M@o(ijK{^<J%Zhac(wJFm4>UaF%<5(;3~h*R
zlvW{X;PNl@#5DSMH&lF;NGaS(U|K*F32btE2*hx7`C^%!-(<%%3GI(YHfoaC9Ax)s
z?XB5FLI~{r>@ko+N~5}mFLZZ-c7c}IE=6#{kY#SxC2>e7aQp`Qlz6{}fkY0(vJE2b
zO5*V01Pl_EA`X-%ws?by{gN%{V^?^N_-df)m*3Tp3F*J>vh9jA!!4265U77(Ld?J-
zcZTQNy{|v}ww)3HM57A{aSI_`HUf4ti<P&7DgR@GG&iV75k$JhW0TBkS;4~(KX}=l
zrNxpAXyfd`^{bKHjJd8M$8p|dXcF6S;CkJ%H3(98Lanl&@2r8Gp^n~KhT7;aS3}6`
zw6B`m*&sP8d`dm6I5VrqE}7ZIJE4)tKdo|Agmwq(=(TB(?zV`)P@ItbOn$c7<l@N8
z$V<?>!-;li8)<Fxtp1uEw!?}QIW)6{i@US21uvkVQrsa(>qmFv=K?k?2kxJa$=bbE
z@otG9gV1T2!;P&B$-N!!t~*q1+11>&bjP%Q4&hmPHA?lYeOj&ce@V*3JH3{dfoC~W
zKFMQMSvXb>SELuPempu7>mU>&t26YG>+es5E~pkher2LtA9~&XUj4)lP56QS;paLY
z8~B|g0hQ0?*s?huJRa9|Jk^MmCS867=;*7cpy3_es>8?+?|R1s-l%HeE4TR+E(3+^
ztgzuop0?D-p`{M`!(rrF*5NChpcS1selKsvWMj|Qpp(o-OrkT&u{_>qmbX4>cmz^#
z1qC{2R0*N%xFfqf$8ZFZmas&gNF4F+Le2W-R)ibUmep+B`)9wUf2{VMSX)O3f22G6
zSn=!DMRVkSorI@sa(6+)K_>n!3Z0gF&gJm&Y{Avef=l706U9HFdEn|9r)96=#U}Hz
zoWhD8Sm!Rc901+TaFp#wK_ti=83(<=8vOLD#|^)pMbG|n<@!F2NYfcw=nu`$4N2%I
zIq6_kBB<QBm27Av7m)&2bO+t#8Zd0?KlfQlBD>x3)Mj5t$c&bvWw2haTO6>&S;|F-
zpfcrrLJsJ<jdu}Z%G-6sWT1di^=w`2Uhr?c+hH#bfBnL=TlOE#^q<&qzA$lm+beZ-
zANwxddkD<!peQH56%N<mZ^$NU6<nE)$zXgJsWuVekq(;hOZyCr{Kc=rvf^$`Lx=c4
z+tXTFb-8LzcspNy)7dg&K2p3*+I^PlPkRBoMx<4=yyhSMeXzcZ8=M0JIq*U5Mb7bW
z0-;u~%QraQoVz~;cOaycC98k}4JTR2)-~+EcvnnilWLp5guAP&q-z?=?dAz=F}l;P
zn>`<m%etS3nJM3ln{tyM68EkIa^-sH{Pwr_iWco`kmw09ufQqEM%$R^2vz5M>X=Z4
z4DnuPL6KanQ(Z(py<vFM+U^5QEsS}Hw>La{mtjURes;eC6J5O}AbCNR!pSEY#&jyC
z0p*Pycl~BTK@gf>6i)1*Eoly(G0?a$r7$wlgmRy0XihP%7E@T%e$|L_U^+6Zu%VsB
z205ef4b!7VW87RY-&RmENs~cE6Y7l764Olb3qK0Aa$x`?^$+TcDnK(x5aUfKE;xW@
z%I^@wCFRG3h&974um@)qI4evMa*Kp01&FDCbQ4+r(*f(ZmKlXsZ{;l_W32TZP^B=*
zHZGp_N9Oosf#teJl=kSNq8VpEh3tZ%qM3)OJp~%g@aO1?A_#sMYUN)QQYof3y9%0X
z3aww+(v!o{Q~FB_%*)*DDIz(NlfyAm@-3@fak*VBC^WUoe?hqk#>9x=3rnu<DXd$3
zmTCv%Or}PqrTHN*+EA1~R77{|)~qzxic;rhq)DluRo)u*YHd}vF;bKX9fg@fscWL;
z=~Zcbf~SiFs8bEFWM)qR!;$@IslV0GvP{grY!EYLPT@81{?RVRg(@bd`ZC%`GVe?c
z5C30RV&J(&=M|1Q(?>+TN18tUh^f(^PFb7V8}PpASo-v@x_!A3r6E+y-_x=i#Zuh@
zP~S|0Qb!A_0D#7~;iAw<7u*yFYXteN;N&$x5kf#D&+W^o8#u5#VkFs{5;0Q@+D%ga
zR{0uZA}JgpsXudNRmMG7l&LX}ma<lp9FCG=v2s(?yr^)ss}Kc1!U=csANUMc6%h9n
z22EzI0GL_yXnew;A0ug9R+J8Cyv+(wa$-;LpV$}!dIlgAHvqgDS0-v<?~%L5zYduL
zDpVBh4i%*Xnm^|FH!_CiWuf*I1`TS>D0jH(lEUGV%v($}i;?Il0?V^j|3odF8kL&n
z2meUJUq^?C{$dK)w(x(p^godQh89y<^bKIk7AwW#f`{f{4TyiaJ(&`os=c10LfM9Y
zxsHp+30D%(SzJ%A?6RdMrCz1I+)(x1Fg!}-WR{XBZf|TnUB08GX9e<(LKm7dH_uZ^
z#E6kag&+bEt@49VN#>UFu$eV)t?@A)6D>+V&&|Sa6cJo$$squ;3w4bEz@bu4S?3gz
zTb1~ZYzvC=M~di<>>Cq_Xqt+WKkJnh{cKeNdgzS$1la;m4L}Kv@kmKfsXJ_Q3P~->
z+?$qJh1orY)EhR9am1801<6lO78L$5C-P~j34rH}GZnS*a1n6vb5vs@2@UGZ)4EyN
zu|364cN}U!KdnoOqW_kvYz3sw!4<&DXK2MG^Ns*ay~U-b0mLXu5-|Y7zN~;XN)q>P
zPyQoU@xLjcL1~~BuEtgW$r6q=N}2<Qj%Yyl{n*c21%sQYs>mZhssA_00FgyY>CfH!
zC$d+gpL97L1*8DYgh7%ffNhbI^xAtI*Opx;;Z0P_pKKHTj}rf<VkBqtUt12tMa{Dc
z){HbmPLps=01rM1_Sb{Y;E4e|z>${B`vY+0l(U*z7{Xw%Xl<%>LFLoT#ouT&?R{dz
z^e>6#KdFr2YDJAoL9^%rXngLo0~h}{x<8xm`Tcm5W<V_cGuo_F*sAm*z4u?qy@<cM
zvZ^q<tAOFerTPDW$HEph#R1j*G}WHMMX5|d3*cn_QFgU6^$^eYX}f^1{&Mygk*alt
zFB6tsHeLQ*MR*tOW`!+*&^Q;@pAywyO0=qQ%$}YsumwmsfLF=izS8e1;F@ZcJ3qwy
zNeoQo_w>s86rgL1;iCIu0F4$l8<jd+Q4aqRxc*WA_5cE4d81GtL`veiHzq17r`neh
zDC<uO=}}KuQvlH9sg>0H-w-+H10Ztz>jl(awDo5iI%nFKRsExLP;-BwOtUZR`V4WI
zOk*pGM|8<&Hq!lG`Ktzdk&@PilFomT{>w8|K>pT!=6U=`NOplafM=6?1>JkY|A<?M
zvevlqjMHSRQY`-s*ryH_e<}mrDS&nwT2O)iG#>hIs#i189Nau+eri`a_Fs`*{frrg
zGu2<%SEy9F{}T`AmhgYXZY|?e!xy9e)e!(a0GdpVN>B5{eq>1@ZdXCuRBPN+vW+1m
z8qf<loYm8-y5u5HuVaqnk&tSD-~oOC3^#FB|MBZnpO*iL#0Y?2EVDOze>wAS!p}A;
z0Z;+Mm6a5Z1n7k5UmGI;_2G#A+l9aJ`IHCYzrx%2?}+lrLg&|F`?CKZjcE=QY0chb
zW2UUB-r{Kg(U5c(0lf4TAY#ouGNO^3y*E(mT2-VmPG9Ex@$jKs@!_yJ#2t+51SqqD
zDI{9|(d+PCr)xsQ`-LlKnkxi-wxPO6&C_#wX&sXe;qI5wlegEPN!|Tp>7Q1OaD>57
z$vYhTGBAu0@91fY8UWl~0LF0@00QNLpW<KvpimR-r|hIwua<p|b^j@@M|A5#^50Ok
zytF1NN&;8|RA#^Mmv?_h&A*8$3HY8uq$$hduloO^5#>h!u`2uIfyaMC7F29HKmz~!
zw3d?0u&40l)`uvD_W!8SDf_O%x_R0B-)MXX48ex(fGDbHL1~MI{|}A(N4igM0ZCi}
z@aJ;~Vz?;+Ub<(k`~PCzJU|b#hCh}0Up?GxN_Kc^JJx6^5^!p8j*0oxm~?TKcjWdz
z<k5MksF&?GH_tL;nj#?6rrK8a(g|CFlO1dZ)j&mXr=dgfDspE<uYeQPgmFbHyDNP8
zb@;i>xAASJoKJrFbgF^2M>lonpQ+VBIdz@gHSLY&@h?9=ugTxY<7kYxckkxSNv0(W
zOwTT<-U1jUzh%FyDu5s;d8b_mMHj6p*|xOYjalJVaMyJEmGYm|qWny)@kr%!NdP~U
z5i*9xZwmnPtunE?@b2#_^ef|lF{t8rBtkj&%&b`n(1TBb`uVNgKvEg--O=X^NDUM)
z0|M|>Wp;~FW#{(sr<yRtQG7*MPmTwAQ$o5E``Cq2m!E?s6wQtJwQiynt(VFh2wYy7
zYU|r5Bfz@F13Oc;{K(v={=S8N%JtvD<n+6J*^MLfXNGHKdZK-%H(;Ll&(N&x=~XSo
z>r`b~#%=rz7_OR8o}&-10RA=s<~N8b9F9Xp%^d5_CIA)+?=zTf_5v~%kca>!{LC}}
z^Su9?UHorzpLLw5ojqAPt4nydjL>WGa49kv#;;Cn8s67u#kKD`(+T+(Nzd5^PWGrt
z0^Zewa}QR$zI}xyuWSy_v#)NCK{H<ELZ|sQG7}4*6c_%%*@_cAKe2i7k|R2BwY`46
z&G!5z<Cbwtffc<%QzWa0VMVn2?<=+)I6BKVBFntd9w{k+`*le+HX~iLkA*Jw8@{^O
z(Uv7$@16&$9+}<vuM(RVv{^1kN>9>hP=!eE$+c~{u9C-cH933JsnDM{?;^pD73P4B
zj>~AzYOM>##jgQ36Tuoz^e-puUa7kiKQ4Jc?k8Dua+V_CW!a=ZTD_j-Jat^>j-D*8
zUIF_Ea8=I(_6H!zlGY(LXRP`V@w(hn-_sCTmF8{w(=&~~sdFpZwBF|yIo3Lfy?xa2
zUF53a<~i;9djZ=nOXTkDZx@th&2T)>BXbm50hat9NxRkl#)E8}*o(t~vj_11ulsi(
z*vvmu$VYcqWI3(nZ|e)fzx8uM-BIO>1wdR32-AC(HWClwSV6*Vyu<bCbDImoqvB+Q
z(JKLq<U|N^=MfrXqU_>Z6;mQ5!BOD?%TLZs@Pul#e%MMZ5M9H<`<3=0`YXmj*&bMj
zNfe(GA}lglJ@l4|0*(e2SnztPC=UDZH6<aJWVR~CudW_)(C+BYYm$&3V`sPRvNhiC
z2rN^^hV{YOG!T|gd7E$8ku?CxtMbyQz6YTa74H)NIVrW_p{b3DW0^73*?*)a`H~+0
zpixOtyU1b*<sDE(@y6)i&FI`K>tqNjqS=Gev&gle`Fu$>lupi@R1>zqKH$sQ&5qlJ
zZb)a?5|8Grs9N8&$^){bjH{R%{pP|2cdWH+{lEBn$LL6(z3(@+Cbn(cw(VqM+sVYX
z?POwG6Whteww;M*PG|mm?|a|pJkNR2>+0@RSK)_m_3FCnQx_<|rY}q3uYH2IY9}DJ
z_>J%p{sb0Xr%qMv(T)7*1)@EFJ2?o?a3R{a3x42hL)Ob$GGW@TPC`HD7K{;5rCTD!
zrw(L-!E(DV9(y%2aER~PYJQlK;(smiS@EjlH(7DDCSpgI#{R>MJ-YfUUN`PH_@nKn
zl&wP|<b&Qas*U3IQa*+CsfwcO5UMc@``r8UZ=PL}2tKorltnTS`sZ7zR_X=TK7v8{
z9=e;#h4tIV7z0I1--;U2*TbCc2k}C4=RC5c1@u5cU3JWLE|U_=B(xLwkhTx^qNoNT
zl0=P^y(W)TrLJ$cJ)%rkwBpyM%P|S7CKoXM^^dHrk=YOmW=J0+ms7J=NZmU8(^m_t
zFb}QPQ7p8DKgdQX#+Zr(l6cn_RW`+fP7g#(&o)K#{aA`9-;!CW4+N@29T1pF`lrM$
zk6w@a%G`XxwFxOrN=D`WypKE_c_sg<9k!HNp@!L!Gbs}ZwgfDAavEWp;{;nGsoiLd
zr@QqlvdNsKK{dXp8rkl4s`m%O^A^otn*LzNSH5Xjy4HKRruW(}AWUy6wf_7UyWT3p
zp7yzN>nB!7n$?HF8^#(9*Z0>gz_DH}0$!t8>wXiNIq(ue{I5MdU0?{N)5%9Y?svDx
z2;zTQ^x4z<v2MHGT24j<3a910TZ6O_dk%NhAMKM1Qh!(?aF#O~9(Q(PIw12JZf9XN
zbgrvV{mGVK_ld?hi{)Tv2uQK&SLeLc>#i-|g4;^?GnT==^Amn9Ij#b`{khD<DBL7-
z^bz~D7ZYl0E1kAm9M-!g!pgN-5^_}=3p?r;U)Aq|dz8J#VLuqGFJPi)5ARtSXUN;e
z6_uDZIic#~CalHrwlH`<WzJ8BE@ztE2MD$Ud>N&f<Lz<WwkFtZ={EK6?6Qo{shhTU
zhQ&uB__x%Li&vi+bViKx?|d6vuL<z+ZEC4xgMohAI}y&S5BTH;GWEBGb3(yCcSuYP
ziRjE2gKz*vh}hIx0=>w`B#F`KUagQi`w9EkJ9ANr>B@gC75Fk;P!Hko68eXFvLpnN
z6`$KGx2Z#&pAkzyDhS6M&tN;o{%W|n5ABjkN~&>MZA;_i?P^A6=+7&83Q`57IIaLE
z+)%pMYz2)tEL-&fQ=6#ONYr^=t6D6u99<5wyREjmMhuZ{j9m$<ZRYQ95=`1;Q<Z2r
z)Ev4r+yeC>>ZsdywI3boa2XP?unyCeH7FdL9qVSB{mivw%@gZut2>2HmA1Qk$;h=4
zRVY>AHy1sXWPXXs?uJM^_SPr%)|8XlBnio>u&ROBb?@uguTw;??Y8?)cq!Yqxu)b*
zK{Q{Ig`q+!qq~{`iz_d6bFIF-_Lt9G*0g)z*P$Fxz`BI7{lL9=6Z$mwruWn1TNC`P
zN|ym=RDb*qL$$)toyT;A@8!o0rng;G7`_#0>(bdbOIfYcVg`&kPdv(S>+$o^^1tUW
zQ#i56C?5si3mVNt^(h2JtzCBRay3Ara<u_gisqy8=;wFQ+OaJ+u~{)V5b#LYtFCEN
zLnoy!*W6@oW<x<HvHXoCvZA@^DA7wg@a942Eb5Cche5=|qmWU(H$5gta&3*n+0>>k
zI9o@~WZD@Qz8-T3{3>qvQB71Y_|vHJ#jEGlnO`OgwOmP4A|qKG7A`ZJwc_F>PX!L~
zTS*oMI1ot2uU8JL27-4@?CK;41rWnqsRcHn{t<RfKdw$&h<wXj)@OBdXlxUIn~2gc
z{t(O?hMo4N7Nhc&{0jMU$o>$zDz*&jSE_1<*!ks<`Q>@69v$jfwxs*PMV8N4X)WS3
z<e(2U^3#`>Gg8!|<*Lz%(^CB^EEA(bTV`bHz?oi@nJsQ6pm<bgqo`Kny_Lb@HUX4*
zi>$c)eNtrAfzy_5{p}*M6I{fwz=@5GBvHEC$eBQ6Oo$RG^0DbTkxg8k7vPk-*~ox1
zq|qjkUF=*LfnV9n^GJWX!1M|pszajmvW`%w-N6Eh4#ri8K<{Akg>+{dgc}7GJU`k<
zOniYm>GIRx;u^DOA-k_vZ9V(t0|nB_H=~UlD2@rTnQFdWZ>h2eVckz?Ed`ax2-bl&
z)3YyZD2HQ02Q9=07hpHgc-@AinFOgNQy+@C?%5w2R&HZ+{Ke>W#%^H20k_4|tov#D
z@>Da66Lu>f7mOtYulAr1c$+6HHqn2Eb9>dN^vey_F;CVED=7cIkNJHDM8E1s=Uo1C
zrZJcU%*&Q4l$MXA-1o89#vD6QiVLvaZFBa+jH%W4-_Aq+D&JguVJX~L-)|*Ij~{Dm
zr^5ucVno+6xUq0n<HI<_Lf2NPBwmcxek;{(6Vx?MJuBN$y2W)Kw<UnrIJE2?*H(s7
zZ*j1~4vn0~(b>li;~X|{9aHg;4=J<GyZZ=BIN(}?E#B%x=i^(06@I;ja)SRd=#<ex
zDa`5XK%qQ%MIRrhP@eGN-d$PQ7c#u)iGh}7nxps2&MugAW5bC4mBT&a<jluMO9b=Y
zindV1_kCjfW!Z<EKrkHl_}WiQ_w81R3vTQAjghkgAz8G=o*rqsH0TDwo7g~IB8|-p
ztpu*=l7Lt4J_rxKXZ|P>byzWR)=}rmzHxzwosW8wva@7b0Xm<l?_}csiyx{3g{Lez
z9K^4!3~r1SB!ammkoqeUo^0Gy21FDFzA`KDsLh<GrdlkTsL?jk^+Z1<H-ni^+)0a;
zmW6;#W5<r%B!p!P?Kc#Ir1sR~?ohvQpyZ)%%;fQ>o6Yws*#mzf+*7A|J^ex(=Ggo+
z+5@KHU7F`OR@6f;R)qb%!jM5-L0BnAE4~2b-OS~4ip2XW&I|fU8ra>I>+-xr#4DXW
zEU(EShQhYZ=Yu+)oz^}$d-?I5A@)+AU4`SeiPK(FadMPfRKP2bg+WviDw`6}%A@U^
z<14?E#h<6>*ksQc!G1NsDH>OW{nZUBS<LgzMrKNe*c(_`=1mcK4iXl5mjE9*0Cr=4
z#=?dDrl&+%YIClhIZ>W0YI4N{;ok0hV#$Y_>K(H(G&nQ&<2Jma0OSFoFI&%oELD6_
z7!0u}-ELz_L$cP?Qa^G^xT)n#gsZc!W5P0q^jTI1hNurBN(urm$*hHg=f{GeA|;C4
z+y|n7i8(TJ!a}kNmBQ&KW&?p)D`jEHOIJhwIX=wdFaIRrhB(zp;0v}YSQHM&f8kGB
zIrl|ML(KLKj~3BDJ?aW}IGkq(xoK3Vr495<H&zVMJy0#*ycS=<CCI!v^~HMMWw87+
zI@{6f856XgT<*iv|HVHc@txs;%Gl^%v`7_bBCdq0^qt@N?iFM>=Bp2{{(BaNrd+&w
zS}Mq%0-`T5YZv>IiLx|h$SO<YsQFaf=P3ZDH7tXxbvr9aj=vJr-^LhKbq*G|$V+h=
zN+<Xy|58<i<j{<4iM$|P4w9x7M6o$)iTyrg5~%JJT#bs<g*Tg~oN@WsmXA^CSAv29
zX0%}UAa7l9fx5_C6Dd?-r=e7knrQvGWcEO>i4`|8-6_#A3PBR-nIp#-spb*RN2_z+
zyEVEREUPY~FOVAur!Hgk_WYJaP@xZ@`zIhp#vKeJx?;d-6?%?}HNMrUkA38Kh=Rs5
z2IPKV#!sYvDHC^k+RLCeDWnfUJ;o$y^bDpcf<8&Ne-Jm$j)Bj|=L<OPhMXz-W8e!M
zDRi{E#Hp^<S_W2(!t%7OuuF_fb|Jh<dW<SuS|0sErLB&AfWJ|VZzx4!9s0rzGSM!S
zRl2AhqS?@T=W_+s>UZnst;nos30x=RJ|eMUaWIk#cWlb?pkSfo5fv;NeAWla&neEu
z;~%_ONuW^lk)n;PVa8O75G&f(EFwrvu3lKD>~U76#SlvD@(&SX_}icF89haA*xa0?
zKG+W<=P`n8u*dTiljV8%SPsfzT*~pTS#-(=>08A>qSdhj*p8tO^El;3bD&nFgxLB%
zE{jR4Nf49|QBm1hFP@hY*r|i$aCN9opp)mZ-#kcb?J4EWG2DF4p?>@KksyUcL%);L
z$_dq{Bu>7}-hOd?pzJnWxg8V40b0|9GHl&Pkv`;Df3qNr!p_HP+&>IMn27!E{n2(2
zTxoo+91%AB0G0r=ScnJ!rPyz=VaXGBh5%4B(!{TZLd5R_19Dq(iM-)=W;#^lDYVgs
zNnDeiInt@W)|JL8+#><lqkw4nlB0{8jzp|l^Y7Z6{bDrMvDB6HP=}#^9R9*n;=-gy
za^@&{oyhR?Z7GI687dC(V-;B~>iZpb{b9U;8sgE}j~Af|ziC!Qr$v*aFO2uEu3?!2
z=||K5#XeC>`YkqXO17%#+h-)nf)`iAcX6^3qd3(N+AhdgavcBlZN69A><TZ3Q9Lq1
z(c39n`)L?~uyVxoa=YhABEY>QtLmGU(X=C#Lf~#zuIbp2pj%#|m9`U*?t(RbR#i%{
z!mdF3rN6?gKswC-hM&->vBNICI1gqHj4jhfHt(x&y$ph>QV__0IbS7@j>98?iuVV)
zE4XhlI|+-gEs|gzT+xzY>nJ2|FHZ{Ff<OJbYP(dwUV`XdB!8;HvEKY!?v#e8NAL9j
zq70^&!uO69E<*plE2$BYe{NIwRh#UELmk<;W0vlB@`hxlF#9j0U#D*<+_*WA#ZF}x
z&czmL?7n-2dOZ^3dss_Xmlr`6;x`v)&=M;x)8>eSJPk9sy8gPf;nucpq#w%86NeI;
zd#Y67TaWQHBta?um=&%w{>^ZP_%2sd5Kb=o37*J}n4O%7sQ~uKL0<5S%+l}bjilKz
zwGb)ah9B)pP#Z}A7|NaYf5A|YoaBF4^v`HlZ0sLwCi-_*y3;(>Ie0-mDbo4k7aD^)
z0BZGKoOB`Q#OxU6bxlpNyWAS*bv-DCWKpOO7)*!EV|3qSHgMoQBXZZqynqQKMvBjR
zoyNc|CCIEuwn)?b=CLUai-FNV1{H%>WmtIQ6oexNB$8im&BbhlY15}pih;mmZV`oy
z{l+TO$tW$eMCL;gU6F$fe~AtM3vL`<ly$m{T0_z`WyGF34tT_FEE6~(s-(j(T~IbC
zfeu?earR<Qp|Q;*v4Hy3;v#D&mNzD_)+q2kowG;SraznA2eLn_1xJb-e{*gOnq*g%
z%zj%}%!TTm`pd7Fasvz2awH!io5jA~*!3KD1uZ;{qCwV{>6G+xpmWTaa>W9mg9)gg
zKq+D#dcg=V*C2|@Xz}`qL@q}Yl~n=40toapDw02XX^`R{5g2$6qVR#VD2p>S1gqsT
zp4eG95VfwY4rTbT_kSIYqcTTT2G508sqQhDJz17k2CHU>lMR_?s}k34`ioX1D&W*?
z)hmt(*h)?4w2gvCG&vC#pQ#GdktsBDVvtI|Ap|U5>#2QD{LzyPnh50%CR`y;_6?XG
zlJpaN0!^k%r>g9W`;cD_G>*ID7>X1@@(=yw0$viGIz{kqo8mA(ky9vNMT-9*{)C+t
zHshUm`9>qL@$0y-Ik2`rqgpA7vVN1cH?T??nT4b5QdKp9ech0ZxD*;rFQqspkkn1g
zwA`u)zbnQcU{@`yB&8ZApd>?FJe6PZUxg31#>1nXQV+vP87#x^!f+Fw)6NYeqi@KL
zk3anW$eO8>2KjaW<lYZ;yApxC3Ol5K;n5}Ydb@hP+N*MlT<52EsE-Aq|8uhPXKmZN
zTfpXsu`2i8re)3TJ4SiNp5$DeJJY*@65s?LCQ5c!_8a;?j%<J83$HCZ^!dArD<3EL
z+D+bbrXm-HD~!NGT%*EOQP>JH!JAQ@-J6znX0Vq4d(=I0(`xU3+Pu6bPv-@voj@MO
zpshD|0-3@;a|un6GbBCyzUTJUo7Crr=nXt`N^^VcJv)aj0IJN$1+V@W{p7d5b^=jd
z7ml@^Ca|})g>J9*lz!i0<A~?0(cQ(<1Nc{>_&tGGi^D2%<0EvdU83VXkR_XXd5y-0
z-?hhMUU-aQJS|IDHDeDYAa$E-7q~0OX{O*1GH%wLQ5nrO@q>~LjM8}4q@8+b|7ZM(
zSl<qV-gj^~AgEpp@R8t+rOv}&z};mSxX!Hf<PaMT&(66u<O)Az#OZ~8E}k_Dk~w45
z!(tj@f{3R^EqQ>#!j69*bLQ6j{uG6QCH!b<KMN}#Z9Xtqkiac8<f9e?=G&Al)K6Jo
zp-QxC0xmst_gV!ECR02kT&!A%bw~8wO{i{lZ&zrN__SpBp|-q``6HM`56V}aR>jJd
zh_p6DuDsnDmY9VGxM?8cslqxhT@kkNOAE8f#PN%Y7ors9&y!v=Tpz%Rl*)3i2&II<
zhSp!`WpBPC*$mG;DcfXVd<mYa<Pz)EDU%a(c0*A%=s2SFc-p_G{%G<Dbn}t^4qz@C
zb9>S*7H6)PHbNorot%Qxc25yKxCjTNnI>oJEaNx_Co!D9ng)8KfYi@9qUtwj|LGYc
zUU|#^@D|Z<J1G!(i10D6_-WwlCrxmyK)~EMufVl-y4$Y?V6e<6IR2Z#;)P#bbN6e4
z8vskO($FvSdYT&{?Gb~uWaUl*D>HNm4w8Bp22X+tCQq^u(@u{)k7AL@meQ>7&k4el
z-P2Ko{^YP6u>HefN$oWgOS=bUa<BIqdldd8v5ZoNa4M#-{4W%X8uZh@Q7rQ_pD31a
zZ(FNiVk>$!kTo@9eL+xfi!Xnij#9d;Eja6eEN6W#5`NN~ToBzw`&<B{aiy?lWxf>F
z^T7n-9ya?OcEs0hV9+c?VPv(44O!@(z@8!-?xMt#<I}*$@2oV4)B!Lobk@*#c7rb>
z<l#WlL-1_U80opE@^z2zUzGeIo!X;H=x+x|Skkn%ha)&)dqi>Pf8MUPAa!NOU)IYM
zkqA&OS-A*#ejmH-u;Q&fO2puW!48ww!DdKyZrceN{D;BfSq8)JbVbxMR2Nk=_b&`f
zV|DdZdB~375^g%2kVd9O46Gr;>A->7{1{@GowAX{XcD2|AP6_)VjM3nOnF9?lp3@m
zyg9c_XKoIZnehUpf_cE~ESy!o;(i|f9hOoVsi0|LwuSjxa|Fvqrl`QIoqW#EYD?3j
zbd-NHSm+FV-fEL2nfE0~5;tm?!VgmPjG%J|=Ba7>)U9W^&vG-czJb>p>=I8djEqgZ
z|HELB2Nu8Xq3?UlPiCtkV}}Mj8(pT}ID9UhucR<=VlA_cq~nG=+}^S>gx)YIp`Rb%
zr!xhHeYw#lj>Al!zPR)#vQN$+j1Z2;1{`2@D}9N9)$>?SOzUd%=2Wdd9w|t|oa@Tj
zzvq&0?8z*XN9OBujtysMW9IaFLfSe@!BZvr0~LbN67jtqD8T#faa4gQlIJGsc$|v#
zq(~thz+u4*mnD-T6yV7kFG?<`9v7LPB#hVaghCXmh@BKUVLgj6b9Xq<e|FrrWT!{W
zQOZYNZ?su1$sRZMLs_qhGJ-8vogQ3lYy*)quWatocdVXa|5n#l!*3#!F~VMWSIATS
zQJ^eEjfhBtjIBxNGcT=`a1_0wq=D~hEb+Z+oUcK(evwz7)jz>;vI@!1pi=KNN;?69
zu}qVr?vXYQ(JNc8zj3`d!FY?G?iwR*9^}?S3&f;2`ed-xLd(()ljWEso)^A*_$M+j
zPk-=)Bo1^hS?OpxXCQzU0tFzl@F~M%3lwo6ZJSQ3cPG!0ahyiyQt81K34D8}`Dn_X
zvivGg@F&q*oy^D8XTGd$IiXrOTX#q#%u%GX)`*7ls7_13QeC$XR-|Pd2C&nYe_Nq}
zk4T{N>y*u1c<eM5M5j#Y{ILRKN}qZUn+kf#)RJtKnxv$?3-+e`{^Z6g?FvdKaZK8S
zX@KGoWFK08-9yZrY&!#<5qoMR7QSY~QKhN}7;yftq+KB+)-{D8`Rv|<h=HOmEaIxk
zS<1M6SZOxfPzZc((Ib>ERQ|$VUS2y*S_=#C!?c(%7UZ*3z#bji+!C1h7kTR182(}N
zP9Qh=c3jI2hyIlGA;#K7{(?zV%%p@Sta{00q#rsz%9P@BdE^fBoz8zmhJu!*{m7kI
zc5Zi^fX@X$T;}14lEx)y5)>Yf4;+=wriE7Ax~$KCb}`FllyC9MLTiQ2at|aUMp4*=
z^vI(#h$+sRW4kC_`PaIZga!Z}1GlacvDcl&tFh|Ho`#X-|BdS1#7j|`jRl3q&PdHP
z09!16=Rea3id$TF^OIw=6=e=yPggRUHRT+DZh`yS^F8Df-NJ!5DPTIBHZvx8BD&rL
zb;~5$5$}5TNLOln7Er2HLGh;Aq~h%9!i`0aAO$hyJzDG?VG{~|()fJd5%DfXFFqoN
zNW&2lRX&cPzihURiS{T%!XjbHt{y>aabaZQ&t$1PK1z=bdsqoSB(YyA8DCU8XHYY#
z?TVeGk`aNbf+?0kw1<OR(PI@^<zgXf@va3W$AKHwhsr|*ULch~B$?|cbrzFK=sBNz
z>;BW<QsrWxyhdZ5f1$_r5XeR)(<i2d`_0CGjz2qeGAgRY_$9IOm@2&&3IK0eYO)<d
z{|DY;DmY9*r)j%?NW^A}k1Q_9Gx!g$<)!v7uVrYs|BlU9pKg9W*-^%n(wAQ@6Qz$T
zB)|_E9wF%m&s&k~Imq<%2M!GE=$khcCz8L#@ozAq!18y_KhD1?=Nt7w6fYkpY3fl5
zgz?STRP`=vN*T=pn?jkB(z^xD=5yf+ROZVrE|Huey?D03OY4&3N$bi<L>l(>4M)Eh
z7aJu|dom=2@*O#$m_@dXpP<*u_*GX%Z?(<R;HFLbJnqlSc%SFF?KIFbGt#;8JMAQX
z;TNDM*&%>{n}{AOg5tN5`3`K;;Ujw;Ck?KR`9u4};7?16@zU&%9j2b8wEzJ6#YiNH
zVS=c)YJz!p9>-ful6+R`zEKmT4-qe}F`=;{zv}>M20ISMy#wqNs@i1)@JMknN6SL@
z;vXPdJ^u#=9z!kg(fkg))Fy(DMdkwvxHL6CS-ZOZzuXrpz)$W#f8U&U7ZLwUb-xSL
zPwtD6j$(96sH#RhXC@6iY!r0+lA6)4c#alOnS)IAKsYRriYVkjS>xIGL&Tu?F*N{c
zWfG0DL@P9aga+TqWX~WLMX!Op<VM~38_*vaY_{H9%|4RRN$44N-w7A(Am$yQz6!X<
zVF(#0&BQA|%?{?pA2z$H#L;S4Ev`d`VLv64kW51P;etXVST3QnGZ#o_5$F;oGV@GI
zh2ez7aZL$}?t_g+560C4CuhTnM!_o2N1-$cncLd{{26K{AT9Es!9W~$O(0lN@+pzL
zy#%8_com|xd-cH|pTL*P(b+4b99+q4R$4t$rLQ{o#xCPr2RK6J@@~eE93qm6ch5yY
zhf)w0uJyHJ3yb3eN`+5miig$04bZBE%HxO?6G<ln2(?QnGRS;^k=z+<ihap}$Oqn$
zM#T+Yt1HrVWtqIV^~FK1M!aI3q&{D@|J0>aW)2Dl=%$3(VNxrcv8G2ZGGiRvEm{&5
z@>+tXc#P6PWeN$C!65AT*9uo7>r$Q#ZgwH*iqe9n`B>~FdJh;rg^pkGyMsmoN0{?A
z@)#obU7~9~$l6b0_6QlZF>V!x1YY-^8noP?Z%UXd%kV!aR%!)kbJ|U2RN|`V3ZaeO
z4Uw|bD8g!~p*<;B)+YXj%f&$CY99QdtKJyiuLPF!`;OA9aob|Gb)K1z<%6~8U^G4%
zCb@je6O3qq<)`8)yE7LJRHTlrS>=wTw%o!p*Bs27V&lucXsNdcyH|NtYpzS>^-t|!
z$dxK~mgm8CUD<`OA<%du5*Qq$q_;a+c@Ri&JvI#Rop1w@bT*CIyk+P7H|D$m2h$d)
z0%qxmVA^^o0@);+<s(i09Pp{5N;PiZe)6rN4eehRR>E!T75-eCqDQ3YZKo4w31%%W
zaZ&kLKY?9y>zT4Ql$OFNL<jpE7Dl!${{WsixXMh<=mvw!MdHX7_J{td8M4g3lRvkg
z7k9dFtZ;e<jN@2>1KTSeA?`y*6_+fdA(<596R<1IlQ*-hW@=)FREnwv5lu4Te@gm9
zM{(x_6s$Mh`QkKxx+BVANo2m%3x^9VV&kY_l~^H4>HU~Zc_#nyMK5lA-<gP5!D}8n
z8UP9`MGOm@oKf_cP2ON#=&X}Mn_WdEy99R9wz-+xa+L2^E(i><EtCFOVAoYwvrKYh
z@ILScY}zdubT8K79vj~~Wm=4zg#UrWk~3^%3e)W<<YEa;lkYSB<Hz@@$Y^DPw78Ot
zM8aev)8M**fpMS@-HQyR3Lw|P)%1ua+bo6?T8dK!k$sJhomM@8ad!aTp{6R42SB9(
z(ffx=V=li`l7W2bn<84wOxP3;I91@2N^?7b!VAhs3C1RbH)8yPyZQhOwS|RA`hDS8
zdp}SWg&INPRP(R|JHYZ78dr<Fg)%hV&o7iFXpnH6iAtpasP&!~0XSB+T|;ZCzeo@0
zSTl<Lw80`z0ETpqAuFHu2=!ad3kl~6tKTP`W>54lohB#^K&SCueyalw4$y)&)L$eH
z{}KP(AomcJ+J~grqgI!*j9*1j2&Cj_3T855N$RV~9@(!&@JIW{q|%@>QOWuUuB5q*
z1%*sdc;1en$S9{&2Sw$ZYDn7LHp+Kf(9~Uo5KW2X7+V09seSxzUVw%|*?v?>`gNj~
z^OWK8Mnj9T=nyB%D6K_UJk(L^Qn|>nKtY4$4o-dkiB_mMt8iGO8rgzPOow0P!6>1p
zxHir+({BLfxVKwIT->^dch+deq9l+b^yu!+ze%*QR|EaY%0&m7vgp27HaZg5iWa5p
z2i)p_CF-WitrQWK|D+nzbd=8NwIOs-JuKmq8n2GGt&s<lIaysx)RdOgq_6h1>dIwJ
zag5`ciW1`=v(ZTStAug+<#1sL>5@&RSsd%$lXUhy;UA4{nE)(J?BXYurT~Em3L>m+
zXDTnUERP^(mo~Vsu^tl5!+8}m`OA-K5Wi0>jWTB9wLZ9w80_^BX}bNJK5=46xHQtG
z<+^@0wx+pNUaeOJ3pn;%y-=xJ^jBnZmF_V$16$ln<j0hDKilSYXgeG?7`B)TE*b8p
z<dTzg`5t}O30#b7#B{$bxgrkwV6nZiaYau`+t;U83OtW0Z)o^hm&tx8lTm9-;>xbX
zqF#v^N-$9(Qf6>=sKlR*6gpFomK~|#ya~jNU&PWX?N5;jMM73uTzswdDGctPTXaCb
zq2I>yQ_COEXt;WU5QhNYd8(8wef56W`DO_KxUQ|XtAIJ&s+4~#>y@dx;Z-NxF{;&E
zI5<=%46&eHAau{*tbHvlNb@u{MvvT7ctQJ~N-Ur`$o%_7LaQvlwU!z>9Ak8nd4?K+
z@%6NzPHe+buYtZNQn`1INC<nBDi6*zfS8w3rARbaR&0MyR>l%+&3Gq=%K!HZB!X{2
z(~yc=MKv5Inp;h@YzO%oj7UWV*y`)P)1$JW^^25v77sNui_};?mL2dX+(tK3jCWh~
zC<T3&Lq==N3EZJ9vBgcU<nbT0%|O#CN5+;rZ$&%g`IY8l+Us{bJ|ufMWRWkUtal_V
zqc*fv&TBYoElz7A*`Ao+`;+_a2v|ziMzC8m!h<8{mm`1GXTxq~rCrP?kDt)%srdjN
zYSd6}e0gsl&*9{|4^`5O{0D90aNvRTXY-~vh=Lqmb0txo6?90PbLgTDX_g5S$Q1uE
zy(w+uWnT7?h{HPYIa0_@6vD(XoVvg4>pk4nqGke9vrtjdlf_0mTvP-jPLe%skO*LA
zfUSQqg`K-aHngZ~2=f_k@P7+?Fco1gR-~0lq7Y<6HJxK$pIBvGaKL6A>%wm5m}Pf?
z4Q=_pM$1~cB9jCuKOs^j%4*W-_}1dn-MVBkMsW8+o2oHpFPWuTl*_s<cB@GejL4nx
zy*p(e#gRW}`!0;^`9!<s#XxdcTkejzrz@o59y-sltsB*#zM{fdoA;nQ;v3ieoqUK9
z^|_w8H07yC#f|wbV#CC$VxM)A(NR6Iyv}Tm4HF9-YE-_6Loom1BchZ5fo31(`8LLk
zs+jmnAiur^mX2mgGP;v2M3MCAUIA#lWNbfz$x5|;{z7bPO&4wawX$Im+t&bNk5_J0
zMcq&_4HhM4Di!41vY+Kj?_Kz)VkGK}&;}gX)@>$GIUvV@B)sH={sneS3M_C;z(UmL
zJt=RpNyVD6w3S>}jeWrIm0uJBSP@{-??6|H*h-Y9&hR|ig|UM&%toK+ZUFn~6yZKb
zUQAN9_~g<mfBL)%Cu}{~EOyF5e)wTGbv?RY{E!a*sO|gS+0?<zY%VPMMHgMfarVJs
zXg4e3w>UqQNbni$IKw_ohtK~IaWw4*8XHE1esr$mu>OB>IGrsOT6T()LUvhN`Ux9}
zx8M<Ku960GW4`WcIXmV&zk+?LTv{Bt^0hvyg1xnebR$+}Ad8e%i*p7xXHmYm^0!WB
zx;~|y)Iv)IP*Qj!k=u$aK3AY6eid1?xFGrEncz!QMOC|je!lF(4No2A6`K^UlcBD8
zAcCq498R0@=<=wgJNP#ARR>tfxzpK;veZl|!OLbz#!5|$x~8d89>;WLKXt%GE43+i
zrz5)?m->qZKEAX`^v=n8Ye#b1vsNoqaNq)tcX)J9W0ve(gDeyB8x-J7%O*eFe022r
zYR5%kxY;Q&XnO6{t5CLr8AdnshWs#N$tv9}UIQU6y8mI~I2|5?Qtt@2-`g%p+01I2
z$eV`&kT^yELE<!9gLFH_p80VV^lQ#M{rJw{gfo2^HILdN|I7sQ(TSiq>R2X74ZcVX
zwwQ3_0~Xl7Ws9Z=+Yx!b58_^thW-s@a%&!e1G3<Z@ZA6_g>zlit0qEFX)&J13b?Fl
zI$rJZP?zluRKgh_K+kbFbDV`jq3*wTFlrB4`tsIMN4oej0b=m#-*u+BQoiac;WRbT
zW31q_B9E6fTv4Nhr~DOh{XE9GaKgf(F0e24)$K|sog=lVqAJ#LYzDaE>$veQII0W3
z^Hjl4#s!??MP*h4f9}%GCIorBC%{o!4Ut5)4Kl89W&*sfaPk72u5kQuWw9aF-Ctd!
zc_a~LxgjcoR7YISr+3T0c1RrUEHVk=<#I!m4XBI&xq6&o<^$>hU5NeZXy*~mS4J%a
zA^4^f0|6-z-u_#?NJt1G{>+{Y8`T7;1n`ka2m;A!#A*@4B;LL2a;<`m<J%)=z=Tk<
zzF$7a^m2ri5QOfnOS(GU<vXtKB*r4QU}cMI_*weZDNhq2DAQXXIMzvGvj{9RQr-wG
zGwUF_E}Lui_2$l2>(2wzdfIhko7wKWb<)dSRgfsl3ChlT(_HI)IfoP?p4>Zl9x^p%
zU{-GFp<cZ6C)Kr77)M4S$mRS7m9<~_?sSt$6eeyaEqM$-3MoPlf~ur_bcbBa2EWrx
z?0qrVLJoyqC%dKMNoGpxBVa!gR$f|n_}!g#f7-$bfb(GAul25S{fKeq*8WOxJb_aO
zw-;60g>~#+g#2xfA0m6!R+IbI`?a9SVb47wS1aV%lOOxo=N1j)ww_L2>h64GEYDf&
zoFi@nH`JSw^~fFqZP1DF#~kN!I9z5MS+$K&A&;1%j|WcQU}#y*<4{F$!geGb=>Q**
zjbY4Ld8DxcH&~Ve{h=Ichwk2X{%@Uz&;pE@)n>;ZG7Q);)dz@QV{#~_b?QUvLseJn
zHAxhfjI{xDn}ON2;frBoc*@J5pV&@95kuHZ;D>;(Z%7bA*>=QnX{{wOC;-47JzN3n
zowEF?r4!i=0D7lB-^FV!QCAE=ad9r0$_J;T6l|ebGF%BnN9{+SS>kk}qs;G_STg*&
z0Y=bOWkgH)*+@(`9c8qQQPme$Aud1xow`tp*C6Ts%&>Xrh>x~O#iCmci_bDTb>fTQ
zC6umJSq1riYSp{^LlNBm5Y}LLdoG-{;$PzbGI=biT3i3k<jGzFFnQ2yu#4KhfVO6z
z1jInjL?9>s8BClmggkylDDagM%HG^7z=?4_8tvQ7mx-?y>a82l++0L)&(@5`G9rU*
z$Uh9GF6|er=^6_k=&wT)iGL}?zO>;=kcdkWiOlbkF+XUk9mEv2CLsO_v=YD!G4Dsh
zEPj;J1^v|{7RFVyH-RM-zrMPd>0ubX9c~^I?1B*sbd;D`oPx*FnmN?dMCW^V0n<k7
z5(VBap3^X8_bmiA6HOIx?(TP#na5%7w%L+ke>}>shKK^W!zU*4m1CH{yw9C^q;s_o
zvnZZ&{UNM;tZK$im%&&8WFdq2nASe@QkGw5SvI}kSlC*&i)ZAsSvGkq)<weFLf_H~
z`pgYc7H%9RmT%;vp<5Uze)*aLtm^=of626^mhdkoPn!Mg|Aom@J&va|P@wm}fjl3X
zqoH&EZyb-%Hw<@P`m~v+q|<BDQ>2ljU9`;~b+zQNFj!vu*(6s4IKYaAu6AmE#AVd#
z2&RF1;B82z|AO^26kV4W20E38jN}XkUsAAT5<+LiTh)LgSqVs}L7|Piq;2Y?`O98j
z-W4i2$8qMqsZSfO?48bVRT%D1Cm)(??f0SZf>D0>wbiW<S*hs=?h<XI(Q)D~TNU06
zQs|b4fl+O=J>oKc<N1LbyFs+!8X9>-fNr`xF!z4>?!^g0dWEyp?WW3q7_7Ds8W4RU
z`O|*nZB2H?rIgK68Fh6Q`*@+u5Y}nhA8w1O_6aXg7Tv3vF@0_&kam=X#H1`!N3Fex
zlKewWNc_pZ7O*I^Y$~^UfiHD!bJeDAC*L??o@|W}KQMeNRkU|F*MMuzCOlViA4lo^
z&YGgp`NoC+9W|4BWTDET5F6J3wV=FM&Oj8r6o`3OIKWKIZ~Tl7@-_)GyL+6;1to<Z
zB^LL$j184wFrz-DNg5x70s%&reeh5cp^xlwG-tiYd=L}aud^0_&50~66^WXkgPC(A
z^vMKF7pb$pCF<%{S{1c8?-su06Qrqhe50+@Kc<(=^OuK4cyN#gS1Yzx?(djR-6Nt9
zlBZIpPVb#!tL$OJFH<y6!zhB*K9n+qQw8LYTIwHM-5<J0@EY;A?QntSRG_pi2(DuJ
z$T2$!m12hzLFMKf_jn)*RYu&82O>O=gUxk&zuY#;lq&2Q%ZG>ZUVGu;!(UJ{wZg;#
z3pl3BORHXROm`QinC<$m1X=m*M98nyp@qmtkLQDz+Qgi;t}`_%XQ58V)f_>u!K{s5
zEgR_X6##&r_(~tdMRB&T2V|jL<{l>-iVwzD7Oysu`f&DSS3DlWo19wh4l^-CF&+5v
z1%!0wn(GH#4e^u1TyuSwg|WX520)gfh0<(q+B2eN$wFDrvaJWqQ^bY1Z5_CKW-1Ze
zfVu!!p9wO#O3FS3cZqMAU9tk|AmKDd6;a>oa)k#~3Jg15A1Y+4yc3X7U<pFAGKj3y
z(-paCU*essHL4;#QYX_B$woW(2<%DKUlB5?u-IER(=?4xF6)M1fDm=6fNqe6VCsk?
z)e`J}(9}ymRF4E9)8zBm)D!zd(y4>p01ZVN4xv;Que5JwXr6kvgpsM=Fd}$03!}Y(
zV$cBbiq<FAd?h8REBo_JU#<#CdF7d2F3&zBaE&*{iotm3#?yx;KZ-<M4M<$8x&mk;
zPP3pv`&G%V)YhZc#4ZM$X3)N+LxcUt>ajkV`jhl4JO5MU+$MvT(gscFjKqiLl^U9V
z7@d~4b1k(@>eRqmo{1J;RckWsqB-vlThzFXI1{)C*?-f3y4YmYA%>(!s`@xmswm~v
z8TW^s8Y+NzZN}EJlGI$M3a!$=kX5b}s(jG4nndsniPcDJ^_vx$Z`GhTpeFHIS2tC1
zlvcw7AA9ylUneXEskT6xH2Tu6){q(U%#fn>nmK2$riYo@Ay?#3B*FY;1gTWl{lpM1
zGpUSnc3{`ohNw9E{@^4KGS0Y%EwwGz1Wq&iNeF^_JTf?{6rhMJ5gFv8pJR{r?l;`9
zkqCqTa{RD#x3*s{8TyhKE`)!J$4(~jJwRvs(VJ{w{4(I7#S*}-KQNedz`8#GF8<!6
z+%{y8sVql&6-+K1b{|YjLOz$2c(LxNPA}uYhfE;`jM&~+xeR2?mXH7J>Eb(x&I?5l
zFa+;}HzyK1a-5TAwrk=8{|$VZfD8bS<D;4btf3y<Pax~Y-L)7bdKHn0|BD!Om`lr5
z@!cTM3X2rFzF9F~u8r{3=C}Fli~wl^l3lOU3YQVjp3ny2sJ$Y=q+-PDixuUlfucZw
z6FW1vgV2qIk8)>wPg|Lu!O!W}0qjjIANL7MKQ~{tUK39D_4Ds8x#$sA@AFOZn{EmG
zCU6-}kzH^S;XkVX5YyX99KY~Y7UtjsaTDmn+i$1DF_R2${v2}s<9m5wGZ>-BIN%il
zixaP;=GAAv$?JhEiVU}9#d{J1D>^f={9@JO<J-?n7d(u|-QW6T%BiTn@p0_>+L7L!
zyvhPr*>0NfyQh!;Idhu-?^6F+M}Qf6pOtg7ozH545qBx}W1sd^d_8GuE+Pu|_)c;&
zyHQ}3>k1Wd4qH`zCK3j0bya!A{I3DErJLNVKVG?2rkS45U$L|bURgCAwHk$e2Mc9O
zJ{SENNeEb>(%A@_P%-I@jnuo+$2Y~Zc+XkAW*$m8FAb_tB|X{BhYzF|OYm3@SHE$@
zcPw<oLX{Fr>Gp35S^6HFnnLFAUc^%Sy$)RpZN%<sG1vjtykV$dWjghfZ;H4$U<nUc
zZ{fJVfmcewPt1C(bYlKCx99EZ8OKO_k4Zap{$&Ab@pr>dYU6v@pO;qqo|pF~eIJj^
z8LPO7?}*LEt`r|lqtWCEVH=X?KN75-ue*Y5%-FYUegE)HA<(`5`+z~jT0hlgAFheh
zx4zn@>~|+OeSryquwfh&IFkSZui`bshnfx-9Wwp3kY}kW-Jd#kCpY&NocIS5d>xZ%
z-gAL;Ph4zzpcBKsn?I@mN7Qv^;lSx)X>DyhdN1KNa&_@Hf3f=yI%uL!xJd=IZwbcc
zR&7X{Wp>R9jZsegBko%_k#+TNF}0;nauAiO#*^*DUSGg~zwEW$wAa2e&=zPeJ<wt6
zc`Rhngo}e3yU(?dyu>wdYi8b~gwWy>{<@0`0f6%5;pLv23vciJ9V6%g@W6u$@<UQ)
zbP6tK6*<^32otoLgU5{Nnj_&yM>0<B^)QF~em34>CU7Qeej%j77b7n0U=44{*O
zLV3F@dipCnCm?)B+Hx@y383>qQ6Rbk;+2zGz-BM+Qi*~PCq8NSV4Ku$*kCFZ0n$@l
z$<adfh<lgG*cs5d3r;mx+w$cpx+jMqH{#OO2S@Z0*Y>50+P@o5Vz0LK%augKJH?4)
zpMObLKkDd~gnG#8mOudg2C;TaeYPr59}L_QFHgDnvjVB4RbGCDsFP(O5JJOt)YI0{
zO3j8IhtRy(@mm>}9_VLsrulP62|BY+rSgD?si|3N<^uBxwlrNYW0_70Ha_*H4jtQ}
zdko~S^7#$QJ!;nH3`aC<AW<cYkk(47rdYS%th3VR*F%pk(yV8I(|#;gX!v&5QDvFk
zt7cz^KPtS{EIxu1Ek3%}Ea*d);%o|trdVo(LH#LV=w=v8^fZ57ZpatlT~ef$UVT(n
zvUDt?VK+AFz7ARy)CZCTpaWV`wK(A`4GFz^)YJxpg{MU56$XtgL&tuN1I)LAa3O97
zkwvcB>w|N3+s$!Pz~6;g_AR{CExaR&+Tm0c1u8y2Goh~e6<Hv_!mE7IC>V+@2mo?K
z&7=u!DG^>*fSYRWb}|{B4dmso3>nrA)dt*J;2By=!^#d77GM=qaNA9WE^_Zut7Ad5
zsq@vM%i9`ms{I%qfKZA#8u+47J``JIM7&4IrhzNBeJN@;q7d{TUX0ZA^Wf{zFD23t
zQ~Xw~qk54F?iN*-EoHas8N=S8SaAr$c2%zVKW(a;`fz^J5Z5qKD%YGlBZ-^mCF;^)
z6}MP#Klch6en(v$?(l7L#9Qgw4(OA@oNrRx(RR###O=e{pFxFgS>&-k&&p74_qExI
zU?8USNF=i>E%8iyvR2sGk2~r>)jrYtYswHVDIDe`CpU_H(<&64zg+HXr&S`9ba99<
z7M&}g!F@bfO@sz3uZWb_$<R=<RlE*8Y5JK%l(knE8EdHDTtdtpp{=Zbz8#OJx~Mj*
z{n|P%|4Y$Qi<}43TXa?ETFFF0e~pUldwkCQ{#9y&$dyr(>38^Vq=gsxPh|~3z2QAq
z7jka1?p>~s_xKWS!33{n4I-T{w<eHg_J8j;h2-~OT@~8?VhTC^4K7P=3mTV@M<52`
z`1GbiGRc+e?lOlA0Sc@Y^v7Y$m1A3Yjwdz8dVClgqb|bc9oi<M9~IQj9gn|YoJle_
z-^m2_*v_gTh>&Itqo7OWF-N~TEg9&Fp-0Yl>dwOb6a60z<b>Y>rfU=R%JF~YJLgqw
zQgsp_+KuRAKmk#D^)7P$i68PGqFu2QnZ*(khRO{Cd+T}kXTym{gG7VpkP<>f6M409
z;gMHZa3CD+)A_|kgXE}~>SyF!2z>fO0+*CBB&T%f+pn2O;**`c{OAD|Ta0$FHZT4s
zS*Az`uxQWHEE0w8_4PiB=mi1JU&Tmx4B-+x{3$Olmfux2)~c?jn0}9(F9m=kK3>Fb
zJ%67AK!0F`!QL5Tn>wW*7`P1cYk)rb%{M98cSt<_Tv<a^?F|*hx*^|1C_MeL$K~$d
z1%LK_Nb}R3^{evJ$%0kLM{Pa-Ik99SBg#u{M5_39d%r6`WaJ<wkpWT+ECa#<4^mQK
z*R7gh>mKClhrKJiX<<<%LymIQ^b4NJ2ouhpKVAZTJgJ4n>VSHjA#ux=f+N~LhXQz?
zko6EvYi60_t5(mjLfo`e7E^hRDK2%Vy~^r_F%X{<AsJe=V!251Y26y>@W_QE(r61U
zzW6?F1nu_TGQLAZ5*=x)B_EkE;!C8TijiB{SrJ9e_0IBON2QQ;5vcU+dwy~z#pty^
zF+DO|2BD`Q$EATmjKp&3a>z_2(bt=aSbN=K=UYK%0Hmxg8>gi=Kwv6EoT4S<+t?2L
z{x(z9_3xoKBv(Y=>sz3Uds4e@Xk=25yQ}^U=q5$55*1#qOE*H}`$`a`c9Js<$Cy-i
z=Sdh*-C|UJHiuZ@(xa0<w%68KIAbxa0@v@6+6EiqGakHC#8e51%Q!+xsvKX-(#Xm^
z+qopbbqYHUm7<u*<Yua7p4P9W@+-ohgzKeBuk26}*7ayr$&n)<BOsx7>dFm(G%iWz
z#R_SKeV|Rhak^#lXhUA8=pCf#BbUgC*2yQ4*!nHnVlP{z5fwa{1o0{h;N?<a?B8?j
zZ=II=xq%p?tQ0}5pc1Ojf{BE)1<Yd)&pC^YxK8IbB^HUNI!pS^nWdNc_EM~2kyw#Q
zST>&+TAZM4)&$=xHEO$f$9&LRy3%r5sYP93HmXk9<ZAQOE-a2Lj1AyI=I?~Vep9ih
z8iPPxeP|8iGV!($zH?wyeQZG4*~9F<9CpK}09v(DG<~4YN|`?rme1nRqPkVAzpn4n
zxA%FRV7Bp$JOv3#Pzj>smZsb%4>Ww-qXp%DtT7=|KBo=hOkUH5af?viA|IqSw_rYJ
zC3qi+P+pU5!7ib^=Rulz7PSW{p*-)XS@2g`2a{H+aVAu~S@c4oY;Jx(f=Wg%ACjd6
zUqyHC(Mb-3pruqJSI?p}y*P{!DX%_M(<nk+N@`b(oNv!ite6N>PVSiuQr@(^><<^D
zN}%b|OTHV9kGCyQb$vgJF0p_qx)VyMM`bk>DrZ*F7NM##sSQ!qnZPL%r>c^6DnQL~
z?hRH>rs_kLnVa^*PhMNI`wi#-7xZTbCMm(;H5Ds#U$?=ecYmunlc|W<%+U6BSJb9d
ziBfgEra+evX2SmK1$dtklNNYUeXrc38EJA~h-%pzpnNzr?!qz`nWoK>+RxT&Lpd}e
zQ?T@}i!SBRsLY($^19hfH|618NmKm>7PyVWutc-D5ETbQGrjcft+LBLs|M{qch#ff
zFoa0o4=G1?p|*26(+&;Fq@?-Tlc%onGaTYs*yvYyrQcTHT9VN$KP&U=!xXM6M#iKG
zm%J!OCZq{>w<|?Pq)B&oB`1UvG!KW-RJNP>xahE}(1HU_YvT_;5~d0_%e)n0#*r3c
zUyqJ6xgS<81|Es7?TYpzsYk8(v&Am`VocTHxgkhJN9-iO%7G#y#ESFT$1*kyX{I~n
z1GDv`5+AAn(skkToFkb8faea6N|q+iZ0z#V?h2EqWG>-Ko;|2Av*}We_e&Hldo-;e
zyOJ?Vbh{SqK09aCabL0|M#ZmRF*X9ITj!r~>(--^Fo@X=qsz2=ly4TIqA>h)xmUI>
zRJDHVN@hq6w5Y)%5Opp<6?Gm`Mw$v%j-N!A5n{)YPO#a+BCzab+PAiKAux!FOAEAM
zPu>HxYt5egw|V|#<AajXp^U#x+a{-30fvG!6{_shg=z)3*mR*%Plf$sY!+#zTjlDQ
zJ7v0m*)=Xrxca}%ON?PIPDQR?(X6Cj(e0~0-U<XVM=q^~64fIc>_yQk$cn)LFf%3i
zoX$}Rh@5Sqs;J7>qHy0q6h2jXE$vHogwYm{a;V+u`x1wXL~7mKM?6l0NZo9V5=l@5
z{ff)o5^d|8h}kWGqg@HI(jsqiW3m}Sv>OXh2>=)80)TDBSRX?b$NOZ&ptj+p>+h8<
zobi+IZUA;#{N+i-Aidh98vJAf0kD5LJHg++nBFUYk?ST(cDhmi($5j3e9?uvmJM0L
z+qIZU*$fy$lrlR5+Ad#~(5FMDJ{^MbS&OKOJyZ!UpthT-d{iEW5cXpsDny26eCf--
z<{JW(TaHF7Z1(_!lQ5N}*?tLOR!kc4YF8H^A^K!40ft`N2Yi_c{}~I5fXj*pm1-tp
z38p8NlcQO(@m|TVrM(iLg&ID<K%v6E+U->FR-$|c^Z&)@Rx=YaSZSt~6s;ag<3}ZK
zpB`Mq{~RPB(S~IT=6yaBtzc_|5|A;Mo}T5didNfzav=b3qkRtRU#^kuLL~)Q)THrN
znKX+dl^CAWquiH)p&1=8?8WKN=GTt@>G=Qjcrgp7B>msT00wvi1dnLr&_6MRCi6Ed
zj>hP|fZmETf01PWo3xkq02BPJ$#!_;uO9sG%>El}Z`QZUJtDc>><lHgYIk_&S!+C1
z(VZF-Y(4%KC?$oWJobjm(y6U1&r5KM)+_*=iarkfG5m$CtMzhOh8zTm%_YntK${e;
zOEqB<R~2CzR*k6=r=kEU4axBH_D=b7g5ifcyRmrnt!vASjOSbBl#He3KIo`i{(thc
z>7TSNV<Y&CCsl9s<hwg%Z{XxR;SfN$2@R1OQvp1L+zp-F;8~vY8HzuR0QSjXNCo7T
zqWzU7Af?YdJj<Jn%P;Sh_5GVZOZ~g{as(U(@Uj2)jB8idB6q!N+GnED1Jvs?f{yk8
zfnqrfIc5WpV;dI!#Hk5@uHdrtTxkPxKmT;COI1~{F#sR{|4IeG<*!H<d};>$bhNT;
zm+JC_Oo*9}{%7uY{2$z-`vPz`)~6RgE5#_W(YG?M{~XNWr?dYfRsW-*XMjU76lo79
zaJlO|%PH|!x%L;N)sOxi_r`!;e@ba2z!LC)*r!Vc#D4wX*vA7H!*%5z^#5N&&J2sX
z7J>g2zW<so{u9LsQ7lCO1$3=b(m(V6|Ccmw&8W1y`eQ&At)Y1%%&m);19qk8Q&%ia
z`}$~)jr;nPJ+>%SRNExIP8j?qv3z%!A0nSX5Y6gJZh@R@B(vOUL#v(pX~pN6K2r;t
zg+a6`N>$yZ({S$w@wL_B(bwm|OxN0nH0xgyb-Y`W>45u(pWpr)z;0ga$0Z=mW+Hzb
z{}~>7e;tqTUrFwTuWu#y>66d0U6h|{)IID>9;n{H{dYnW0|eI^8X)zO&6=x+|4WAX
z0BS@2Iqh_RM%8EK;rfkO$)A(pf9_EY?&e_K|N0+!KlAh`e^fjR|4(e0`5;YwN)-wq
z2mwO>PtN}{lrsx}{lENUf74?C{N@rT;{QBpaIaA^xDI|Q<3H0Nz@FnAGa(j$bnG)b
z#x@Y4(P{?7?%yE)x8n}>OLjPav+-{uWRPT~&Hrj|^PEc85uxErOQ;mAelY{S&;|dQ
zYl@!lfCg_<|Jrd&a|eTMiSp;hy9Uwu%|{np)H$XW(04V#hnA7$Sc))+!l~QlqTKyU
zA*$o&$gs#{>f}HZz#)MR0Kqi5kF5nHy!4~5E;#N;oN~`?v%NDK4z>Y}d%o~zrybGC
z*l?s*b%$yIzY!`4IrhgNNB}>3h6dFhe07Hmt2HCzDo^em(U7LlWj+fxW64;4QOeP*
zz}EmC^8rlE8bW`QOjqn1T}?mFeq(zi=1fUB`R|_dn8X25c`nPf@@bHYuT-)bhzmcI
z8@kgQGYM{7GR0$1-a!Ax$MGzf)l>+;y{dT$fLY?RZJ9?j{j&qn!xCW@{=8%S`_EbV
zQ>y{5?n|sZh6Thzx#TsaQUX$d(8f>wKkVIQY~0Y>DEKsKnueLFNgA9mGeg77)G#wM
zGc%{52{SV@Gd9f3OgsI*ckf<lrPY4ePkUc!WLZb{$R7C|kNuqI_pt7gth7^z;MiU%
z4DsriS9E9(fd)+x;Z9#;h#Jsf{9pITy8m2&F#ov#nP_#w4gaejo$Ugp64UVzr*Kyu
zF`psJJv>J9B5S=`*UaDQU6$ocbSkhE8iLp-)9;Q+f#2SDwE`MVuEUs3!K)vX@zcpq
z?q<FuSD-S8%sZKmhDb;ceBx&!6s?%q+?+q|ZaZF4ZL%Y@=tiuNd4-pfBugHn76&&X
z*)ekC%4`sj74_Zj>3e<{|K;Mr&+d@#mn!VIzN5#^dhC)8p4%&4`c!#NA~4xR@Ge+6
zN6dPkjJwI0Mf*kiM!B%+zfn;wlyB$HS4J})58yIo_5EcAah6Z6K55=&uAI7Ob{(r~
zOsaR)XZr%9OXdA^_^0b>=lSFM;ho2MZj<I>lN>Q7>rAh+-Rp^7ck+UuZtZog=*<0r
zc`RLhm;5HcXD=w>Z!Lghgl!WIkv#u{Jq@l<k$JFy!uJo|6mtY2s0c)oE=xo}(+suD
zWu=K-T|q1b_f)m3_(~{>OvEcyGVbn^Yo-*`?%Yye{#e49EBi5i)VG!6=j(1G_*YV5
zb?#F$F)MvKE_2nd9r<cgGw3BG;9hr?seDQj@q?|k=%9bHE`bD-S*&+*GX@Lv7(a6!
zL|jY@lz`j;f^R|=CF!C-cuBgRV%Gaw*!<+V&nO(Hn1f)t?&9fy9>vGel~Lm;iQF?u
z`cnMmi*8WEOm%PZz?CXu*k@M+N@6Y!!`x||1A`X%Attj5Wvo`J1BxerZIe{6!jRjQ
zDf73me8_wL?zW5m7d_qQdc1Qetms+Mh)hjbC*0SQ;VtYnylr&eq9n%{%Ak3BDS`4v
z9K|El)zn!&j8&IP?vo<pYX6)H-I6XQZf42gJJ~S?dGAszRPpA*PeXS*<`0$mo&#$j
z4Gyb{xj|hUWM)2RI)BBhA!ihlwSL9}bd#-%X+A8W(2JY$z$0P<cJv2i%vmF#d{$D%
zhaXIh)Z@}t7WP>GWIZyDhaENV+_cv6@<C4%75~fbQE9X(3Sv?;Lv)GrX*F<Uv2%;T
zE&nvOBE$1d$f-fPmbY*f{!qXYCyDu8k2|&kpT1?}LuACcvVheoL2TF>3k;WZP2Am_
zR0wQAPLK%xx1s?7A6^7UyqbZEmN-7KDGb8xf=<|=xMPyF!wR8S23IsDAyKDY>WP6;
z;8G(=|KsN1{Kr<cX46<bao`_(>B2)yz0|y!7GB|pGI*aET-cEZD#d68E4kmC3Z_|;
z0cbRs3ScbgODA3UF{M=S1a*}Il#V}uf|QuHjp2HF767!K$yS&eNE>BQRQgN|X*7mh
zw!dS2J)fCca9P`1YXj@|ZD;P#uWdCqSVaA@$31%PIV-w-_^NYrB?-xMBOwxVuTlK=
zx3Tn}iOl|QA#>k1Bo0KIu}CowHxUO%p0O>zNQ|4sMSP58ob7mK-cJ>(YYLl(_X2dv
zg@Vlp@K~MtOtY=93&mA>bb$t~@IoeT@mh@ICyGFqtu~pyer4{a*}eKdQX#_YWbYfr
zJ{%{~A-%utY2&nX@E!|K+6`HJI8L+hQCpJle9mGbRbgb|I}$8@Pk8>wrMP&Zp>yWO
zLwt$#@^**eNn}+F580qR(Uq!tNf1>w8ZA-VTAwf%s}n+Tp3i`bCoo<N2;*#1EY)}~
z)ZVTa4eGeG&hIsI3=*<ANY|E$HvC-jGTa|>&E0l0xJS{VM6T(TzdTzLj#9pgev{p<
zN3N=jEc8?o*}KV~4VodXQ;J^dhA1O;^+2z_Pq!*(FESqwlluixdUJ}QKT{gx;C%KT
zh}%jL`a|SrA?D_IuB4}AK&1jv6MR<kh}Ew^r*DxbMp2f`&%AD2p0^km0iy9^ShNP{
z3X7DdNFJpTR$)PHYArKCG(9Eio6d*T3vXqT)y2i0e~8~**x1-Am(a+2Zw6#*i5XRd
zJP71%cc_frklm1Aj&=#qF%h-@Ai*~)#B%rFr|0H$%IrJIOY$iMIMxpuU6KbfE~b}U
z*{g-OXLgGD_>bqcin>0Jewx<<`w-y>S1s@x+hq8v@%bk5U=RJL=!!5?<_v8`0hYBz
z9BZYq=&zlhx04q>-f`mSCtxJ3y6tek$DjLNx{s<0=eUzoemUZ0`E=2;i=sJwC%x22
zDo2cBFrulcWvdAP=z@rx%*GHFq1zkG&wE6*$jN(BaXn*`XDGzSr_J%u@siRCyHA-I
zAZC=E-E)k`Llo^G)P_j0ro2ucZs`dPO<P|Q$6*z302>4A5)%S_>}GJB#IakzP?TQI
z9!-zPWtZsmaX07XpVwLH#<@<nq+%6v<Q#`7BwoFzA`mmYmWCo`v;W-o`qQ~`wSz&@
zgU93ne2>*WG#0cPkyP$=K3dT0#d;O5-&Y|W{Gx3~2n1n?7U(c-UMf`E<zrL<5)}$B
zDiETECtEw$lx-S+H~)5i^61GK7OMP&3m<`)$<FU_36N)W<Kh;$2%JTvB@eJ;<!&1e
zey1$NQHMa?PQGc2Z0+}wgc42%)tg0X0Qy%kEuzrP&`}+vlS<QsLc*BNa9W!8dnICc
zSrEX{)KiBiu_=hn$Fs>lW;ToE1}Bf%?Hm*VX#PB|Cq%IEK-(sKE%|ERr9BCnm85&H
zq#m&h?UK*D2Cq+_?xgZ8YbqMUmm<LYEy{7s{XGKC3_%Y){k*TRbG6EA_yNw)d0uWi
zWLF#@2>le)nW~!mm67{|awbv^{PeTcMTJt}%P&WRZWOaXl&es8iwOID(pi!mVG_Zx
zLA|;S_eRHX3DQyT88|M|imL^!xr-r|0mB=w^so*26{guqz0x9Om1l^FB>lH963qHZ
z%WTf-Tdy$L%j*g82l|N=8G=_2qvT0;0Y6~yj5S~he`K!a&0-3ZWd6p$n*lU7wp1$-
z=cz8YrBG!E){A74M$392^S3kzW9ofBLh?({9CN0047Cjn=;J*7J5N+>BibY!$d>xN
zyU@u$DOVyeL(})P%z$!79LOe98l(tO&nU%I8WKtaJdXP|!45xe*@1=ITz6j|Um$=}
z<d;@g<TVsD-U|=V_GLEhH~VdTA!4>Q{&!B|Tdx@$^rCtEk<JsH3%m5fb>N8Gk996P
z6Nrk!XV-w_?(;Xhc7<_iq092GK;%Eyopmo#Ogl^)E-HV_L_7!IqZKR;+3c|^y?m?F
z8ka5}*Q4xRcJJTT9i;8^_;~;PzF{NibPEu!{CHj&xtiElE1<x3qj&Qdwu&asFgtO2
z(O)z3sam>3tk>=~Z6oGAC2*9rb%8F7bt~3suN(|<-2^AzQ8<=`AeP-mM=2*;P@vD{
zS0C2G53T6=q6+`(ip+d^tJDt(uUx<nNuD;P%|zVmZaeE2c`F`~L)Prki;ahgNkH88
zd{AimfW2N(M+EE)DlP2{#(Tt=QYdFyHd#*lWTC(E@vg4k_Mh9dJaC5hX4gk1_USe*
zqcz8u*G99msjA-sbfP)DW@F7JS5w+0Y`oG(%9bx|$uL*UfJT1iB=t)0f>5p5MApKS
zIV~%~AXqWb#80@g`$&5<GL{#{6y9=3GFQ%P<f3njW-RQOtuv8gRkc`;apF>S5xO?U
zFEIn%@oNE-F4ITV3E9^y7KX?xZWPv~_OtmRt<2YS00Z&q1ygvzM(!m<-2^u`@{YnZ
zTZFM4zJX;b1;2y@k~6hW8O-FSZt<G6>Xim>RSQ{1x20mQItwMRO-HPpncSa@b70bW
zfb$z7+{AjP4*@fXXCjB@ASy`C5l_=U$o7)>@2OgMNX^{<8m`zPg7;s1Cgg{^A7GXG
z<X2dOFc+8s_5_MOWXNrUhR+m=`-Id?)7SUDC4wpxwnqLU7!u=6i~PCD2sCOWQS@;f
zigV7?U#0hWOXuWy7lrS7W`&=`x`nU6ecl~#@e%!PN>mh71r0%}9b?7b5mO~^h_j34
zh`cus0205X7rZ6w#RiJq?AyVQ_H-SbT(ogN0csM9Fb++i<jP?ur&eBa4c@+!fp%t$
z=zuu4nSqnwS8Tp5;Ux4acxHmkY#%lxjM272q|X<p?5=DV4v0)DuhFmMA+oOHdtZwh
z?EZcw_oVn;|J^`p(CepIXfC&9AQ?U;5Q^<u)KonH`<_+IEwZ8y`T-Q8)az$A<!Hzk
zB1C%GriT*AtPq6aOUp0YbEYxri6ma*BW&{NZfqrJ+=<oS&V>tK8Ox2f*0VU!LZczz
zWU<JK$+%};V_FK&XHFOk2%ZQJk(n?rZSYy1ckvZ1Ax)8iZvZtl%(^e0;IZBhv{5wd
z)z;>!Tu+xQ4*cdGH+NHetS))=jx=teJ5EnRq?zc4kab)~n{f({p6ATnh*I<YAj0@1
zB}~;T@%gnZ6x_BGJ<95Is@oJ$gP>riNch-0*vdp-lcHsl&CWt>C!XO4l)nFq1VO4;
zBPo&L50s`k9f*n>ULp4+i_{>!$SHtdB_bDJsF0r(rypl~&B*W%8lqmEw~_9_%a4X1
zSWY;h=kH|JEz3`YIzLvV$6{o6WRmJR!c*?J?Eej;Y^bPMy?|lIPy{%{q%(#wzRZka
zi}SGGrXW0#2eLuucTH2KS^<Z7Q&c4&@ZCWQ)>559^^}z<Ofdd<L*efOnCd=KEie(|
z65ck*tLV?8!5i70^xT!Nr)cBfid_G!j-!o3$>`z5r25Bo)tmPNogYiL877@P#M~50
zW#D4s7TG8JuV<#5c4rlYCkH1{k-zB8=9>_w&!jSak0*!E5QxpZUuL#6qnBo5iBNYI
zu|inG7-@SM7aKE9Hll9J3KbS%;s+2chRde+R@KByy3WRvNa!ln8u<wz59e2Av-2SC
z9k=g|vh$)f&g#{>Q==f)E5K(0DA}ogH9<2NB7@dkY+L}8W*)Mt3ioJuUrcF%TVDAp
z$r-N63UVmPj4-D{pddDZP2qsJuRggA_E6I!Jz=%ySAq;K0ro&38AXc1Y>SSQr*H*N
z<FTflCnr6XFCzj(^X^lk!q&g8I}CqCQ8;jYBXkgmS&F7jY8m)fAy?#UZ9<Pq@H079
z1Xna2Vss*EKnmv2S`*_UR)v1ZG=+`7&`f_0vwSKfB5gd{&(XnT1xo<OOJv#9ep0V2
z;Knz*V*RkV*qD_30?o@>$nNc`T?NagFn;l>_+*#RkK!rjLjHrk^IUMhm$O{2JxcnT
zwjqsvBSiXY0xVKB=sL)5-B0!!Fd)1koY?*v9@Ms36(8Cvv2$W=cYk}iA{VB$PTgKk
zj9W^_4QEz3ckR}V&r^nMuC`bY^&S4s93Ea{#M51@O+HS)pg%a+)dEtEt8IjGv*SUm
zzm1qIg-({_R!cV_@8w~<b_WLkF*AOWZytR*PA6tC1Eu$h@~sF9{Tliu<eMI{^zy0(
zsyjyV!nZ(MCWQr!o)vG#g7WV)f(I5QB>Z~3Ghp`<Ar)4}jbR5v**J1#D=gCzqN#|z
zk5S_Gk<XlD`9vp`NlGi|EF;oZ+^Y*Fm0cDqR+Fu59)ydc9UZb+XIMAq8%1f;D&6a^
zd*H>T{KH;*i|8lr6$vuiyidX|Q5#E@!(BBNKi15dF6I!)9bE&(K#0#pT~SWyqUVl;
zhF6r*E>q^t`UM0lN$dS+APKc5W(8FKMT@2^0zWTiKP0{8$vaBR{#8D$T`5MOV}kv{
z_!jez(i1Hv(2@Q|41}ul<L<TKlr<;(OXJ{Ca`Ek{V1e9)tAkvm^H=#}`Nf9c<DM2J
zb+{~h2*NSX#zUQ(r!;a5^twTaio!iX)ujs31MjiS<;>9?)@824l9Rh?nXj0u^rbx0
zTtjp~DemOlbnR@`PS)fczl?kRZ6fTi^xG}ehf+;m%*<$y;Vg_VZQ%JZZAV@`s4uz2
z=3(#QM~GEiRsy`b*gZMbL+F+?{u^6M#Jxmv%WQZn=4#ftQNMV3{$}gJNl@U0Q$393
z)az^Yy6lv%mhhYET2&j%;s409wN?(ZJE4f#R3Z!@SYxrM48@~f_|m7+kAT%6&}W8X
zuKk96kxjUo_c$sC;j(9q<_Qn4MV-3^*dtplfS1U*HGZ97&WNTnI}A*+ElqE-i6PcN
zIx9~ome;~WSSZmY#^Ejgs(6Q3C&P{o4zNz?VKHjZnFybLayS(US%nS~#Lf*CREDcU
z1mquSQzR}b4|DSoHSTLarfj{CtY>V($yjI(x1Ufc5FJ{nx|&k%RmbA!^iW2U!EU_n
zKN1~Q6u!vC^fn(hHwK+K$nIDQ%Tqn4H0J0BRw@8jSxeaw1}#X_8#Jkql};vtEi~{{
zVAwQQ5wbD&6vN~=6o4-(y~v_|ii@69@~bY967L)8UVxw&r<>xRN728MPBbY!|0ao%
zf()O0l;~GSHSw%ne*Z6D5;<~i;TU+LwMNX@pXFR^iubA&f+V)vLbz2>xV}pPMnYO8
z93A5Oq_%07;0Tuv7AcD+iRFA9ORdNY+OZCoMVPg-bAYFN<E!otexy1u5-0s&i_hN3
zRM1@v9h5%BZ0kpSUs4*JY7uxNr^VT$OB6rkmY|E;7Z-;)5o<L_jwORd2ZXdquIV-h
z(MGO-<m4d6N6lEJAiz6+op&){R=<VXo~JxDzH0!Ok<fIQlE1t6olPjx7CItN>w3oQ
zsbO=;UAJnL{^D%&^mM-!(2-dAOEWyUW9G^y)WInc1ERX5!q4TNFy;0U+fdgiCL*KA
z^7-j5y3p{2s|?wMFh5uXCIcB+02Mvgz&Jr@{L-|%=TCwn18m9*H#P4>%2I^v<I0=P
zI7*)cWQ#sqD=aWG@Q-TA>B=0n$KzY7S8Ip&3sP>fTXNO2(VvRUq384<NzD!q(LSfT
z{kLyoy934OT57kN0DUX?AjyX0r9WHqOD?x(?`K5ZbC}VP#H8)`GiDVS><&zp{Bt|G
z7Xv_zrKXsb8%~eMwZ5}!hCKKtyb25ViOOtqipKR+ZPl}9Gx@%r+4I4RJfkd<pB(Yr
zSU^7p#;#HEJI9;v35}G4OmR#*L!w~26UxqAPpR*#C`C6PtM{Vaa$sLQ-L}+dTRC}i
zFee~}xP!)m{hI!MFis`cz5W4`sG2S?PFj5VdFs`_-jfr&&_iL*08=&J>w9DO5Ub5&
zd};mX%!v4RAZtOlPHO*G3@Pr=`7ll)Rgs@tGdnmuktk(UU!b`Fwk9>+!RCQI3LGXx
zid2@tp2eDN%**%Z6H%rjy}*M78&w#?;9#Db*M(HU)QTNbg+nxuU#69?3TSdpV68dS
z=E51d!PI1$$w4q7SubVQ<Q~7Qb2)-e3PmVW$K9NmT5BC?30OzgceF^*G2Mz`XjRwT
z1UQYEAj`Kx#wj9gfU~0SofSq^O1q|XzHaNKd9`;yac-EXj;$4~m91z)CzxAj91}0!
z{Vv2bJ+{i0k>x_WGr$HO?yQ2#UZUVkdQTAiF>bc`p}@8po%e^q#(UElx!h~|r6VW_
z-yKWtLKWv8G}V7){q4hxKqZ()48Y@lSh`qA`Y3z6ijL@X?k}TIa5!_6u8Zzhl@mRv
zj7)X05tR9p*_0@1&@uk|_h2#C%zkRE)|%;QXO!Jo46Egn2p-AS1k)05Ys3e3aZ`TM
zeJz<hvZ}Oo*j05I{Yt-OTCFFDcZFyj`*wP5_M@NiKqTB!81f!fxgoH4&zs#}-6FPB
z+tFHkitDUD7P{|1O6K~vy$)I|BGCybl4@<5!yt28#DME6XPx6VjNY&>!*Vox1kWo$
z=^ovngnnNSFybo1@j~NHEbABufrs!q@BQXj^A@@bT5+33t$=Xl=6+ZX((Z0@rF6(V
z=HkGxibm*0lg9jY<RH;ypJFFr?t(sec*zt_p6Pe_m|L!DFgE6WTF^5`IYCg1#$8ke
z#f$IOG#z?|qxAdNQwuZ%cfrm<+JI>Ne6_Zfp#6yv4fQG6v4cK)S}!87>1Cx=R?pnk
zz7ceK2j)`|#ED)YFQ630VNXA}xk^(GpCf0vC%1FC(PnvE&$f6PXBk0&EetD2av-}l
zV};zTsG8H!FRU?$J4zu`tGjkyr(0;o!Z_xuvS3LeTb5B*+~xPhR_Qv<EXeg#oM|~2
zsGB*V4iPi}H1MV}6USpUD!8tYrKBZy-J0{TzA!7qKnGaqolHx>in1OJr2ACH5jTFr
z5=FtNjY2zXBSzsCC{PylKYz&SSmJ49`j9a2=|$7aUZ2Q5cvS6zrdyt)$ysT$dDs$F
z8ci>P(hQQUNM4$dmCTK5#T~@cd{JpyXzX(x!f<I4(OtCAF^BNf)Pc2%^x6%!qG+CW
zx9a=LZ2d}{p89v@=!b9e@2Yp@*(M@Y;eu!*UHk<qZRFL^NE1bTWV@H~Tl%(1f&wqW
zT^#V=)W#<d4AK|XvYqN--joo(i^Y9-gSL1ET+telt`T0)trsv*9vE=P@#9hugmdGW
z<(9Lou8JK^$z6YCsDFd;4@o8Zbu?`9J<B+M<pkm34T8^lX#5ntnhBw}|EAnIK))eL
z<h8I;854k^P?6~}*S!T}#c2_BAC+$4)%g_A<Mhl+I0{~aj8E6PP{*eP5Wo7~Ol%hL
zUD&2xLbZUE#D%#hU*O{Cyv#m|T9LS+n;Iuv-nLwXNQEpHLbzW&E?M7KtxG><36c*h
z^(>xuO&W)C?R<A<{X8p@ADluGMxBzR@EZSH{C4nyJrTsn`gBaQ2C=?K>Rs)uDDfSN
zv>^*#i4g`Zd_$%Iw*o|Zbv|3qrFlYyC@^2rh7q3!N;@Q<&-01qwYfQauGd@QlXR(^
z>g{B!THT?7gfPg_AqkPE2fm_nFlx)RPi41S+2Jc4#0n?L)4Klkm349zbkI7!fw82C
zqtsOOUv18$74O~>>L!?|v>Ulq&+&e>AVuZ$EaRp*?nYHs$;bZEU$>MVt&qysI<7(A
zsfC>C6)yl5sY^iPV5s2oXGT;e|L;I&5c9)~Q&FT(DszOkwVlz=a%`Z&0!v4|U=NAo
zdUVW4IPwb_gK=(-Bx52i+nU4pSZ><*n^f3zkwt++|8c<moW?HrU2c8mcQ0G(mT21r
z7-YJjzIuH$f9c9tB0m|?2@!QcdvDwebK%+3ghF#*_)!-^uRuxBCPC?t19h}UNRp~W
zVt{pIni8KzxM!)Zu}f3Z9EW2gP1WkRIMvxijynuy(icX~ij>0kmX0BXqoS2_MRAy5
z!2sH5uIZuH(Qf`;>!AS^4S5kW7b)esfd!`$#bLeyoQmuO<#V_KbPRfPjy_cPs5`&u
zafFi}K_Y}+`3KJa>-24~P9zZa0lYb9den>cSCF2--ABLYA?_y_X-57mtOyJS2e>%e
zJxh0ouo6pm)49_A5nlXNGbuMIE_EV=dpPsQR8d5nmBRl>KQB>l@(7|(6~2I`el*2%
zUDtI}uQHXNDdxsYqqOBX>dWj~!*YX-c0iI>OX}{WVu|5Fnz$cgy7^t;<E!wc37F%;
z;gtS)+(^*M2t}PZ{3_}!jLaW+!J@2L@(r`oUk!hZ)alNN*3n31U+6}Jrz~w32bxKi
z_mwDCIesobHO@g)OPRg0jHX}IDMT)A!%g_R&nT2nGNih}H0l?ie@HDk(hMYrhl#eo
zRL2HN6*v8^-yah)AL0HvAFC1y3ni^*|GL*zYt0t1kB)(X@uxOq-%2Ho@q!(D)KYfs
zz|dABzff0yL@)hP=d%OGDR*-5kWKiX^%I5{I&FG-3qAWi_h$Vq<vHuulzaHJd6|dK
zNY*dFp5EddmFq%>i_!NEmc=yT)AtUd-4QG<;KXVjzWv4Uii|C&@*(L@=<><9+|FIX
z-=;F+;(f%*H(63R2!UfXfs}(3sMxe^V%T-IVSrX0##@&16u0`OXEVe~_HWpM$z&96
zckyt#YIG4-F^X_~k>~k82%~c66wb`;QaaYk&Zdc<Sc-ja*JL6%N_@5rUer!iEcrwk
zs7+7$>?8Fj_0sMbVWHY$rE(IsO*p>x5_0;Dh;Enm-prDK8*s}sGkL_8<j!3bhcd}9
z!M2_2aD4h|7(+33oym`__)(X&EyQ0NENiHIhRuzw_*mN5o-UNwD{>Z1Yj8#=oZY_2
zvWeE5KM*zzAOz}vS;fG}2NF3^{UWFc2<{sY?qbcQ_bJA71|*L%R0uK|elJ!`#F{8T
z2sR$*qnOw$##kJmL@%yauMDVEf0kR4dK;_Dm&_KYG%g$P1c^VPILNZp3?##SVcm>g
zYuWXpM%@CC<XGuJG$}~t;%y-dj6KtDwS9^s^fL5++5CDcRG1_UnCq_SWmuRq@nwH6
zWzImXmjdn8U^B+Q^;1j?=TlFZ^66z7+Z&cmj|=u=O$3%@q{r#UrH}N`l&8UmA*b(q
z#cJ8I;A4b~n3MJOAzl4i^@)hZ`bq$G?o&(m@rH`6!DBi76@?2P041JTV>PZXHRkrh
z_RD1bY!AUZBvxYNJVvmDpOL>U!bzG(x*|OqWmZ$3+$M=9BT+(GGAQZfMEuS!Llw7#
zB#fXS&kQub0#rHi>pjZ=yCR3likgHizqEiDwJGS`nd}TzSSP)e_wunajeX9qDym{!
z=`#Kk=FITl>X*X{C3DlEHw82m{X#tcIT$}H`u!l5x60JY1nKZj3S@8f?}!c5-A6(i
zb?mLME;f|bd6?J1=zm;GO`S!X3cI!m(YPC9EaG*FGiznq%<$({b*Je%KmB8WG$ncA
z)XJ3mG}Iavv&u9ohy$o*_s2vn7pgI8OU*0)%xaLntMk$koGhYz-iS>22a$Zs`hdac
zSg>hamo(#;)beUC+#60!guzqnaQa3xl;*CH#^BHZ_#VM!U~DoJ*VsDBJ29f77Sfu%
zIbql;_B%Hv`kpnxdZIx??9k78G8Nl<2cNdGHe(IfG&qQYntyyl*~C8H9_*;Kg+ea+
zjb%_B*4NuRQ>ab%aEV?^nOaaoT`a60uErjJ{Ai_fpeBz)GGiiT?CgXf!qvszjKg=n
zVB1+1lKPB{k({Ahn}_DI*a)!H{EOw(k$=ua3xQlU5q>v}cE_%{tnH84`@w}wWx7&O
zM*)_xp!*hDeyZ;vXXgU}Zq$W$%h<&qKH~^n>V9QfYJN5e=Gmcm^Fl3|ph#~yIC@S~
z%=2e6bxo#>z>;}tRjDOv)p2GwQ}(zN2w!K8V~jrWq5%B$K*5c2KMU8d;5BP5UlSZ9
z0&7*Oa7DCBHuF#AoxEua$53TBN3iN_v0si(h;Erwczys0($k2wI$%~?eB&3voHWbt
z@*8%01Cz2~kQ*VB4vMthIdW$g)&ef%%b&4}Xo0yj>-O>GaM^zRUQ;?(5zuob1TsbR
zuqmP`an*TB-``%jG|Go*?)B_c(<q^Z)a6AZab5G^mZuK0TYwV42S>KW)_RLHI&(Vm
z?UbOW2HK}}n=|w>GdEUMZ+yy5eO++vm!7_}cRUXn0ss@~gNxHoVtfce2vDH_GdHd&
z**BP26FE5FoQuG|LFbMrEmyDrmv6}<W{)lM&CCmt2qF27<tO<#xpRxC>^D-Dc3Aok
zZ@wjPC;=2h1u%lSe;04r1MSg9z2b}1zfMD*;9;G`uVAj9iwUE=*Ag4e6h7TH5S9dp
z?6$29X=d&SNB^NApc;`ZHX(ep9<>F8g4HGa59DIVe+2cXI4#rRd^1RdiSmCPSP6(y
z!sA!k@QCc(g^%B$OW*HNC-nC4Oy5PC(p+g1n)GuVEUc+x9(|%@W$vF(aDTLXrd3=R
zJ15*Sd(2H{!4D6MrodgBmE@f#0+@cjvB!xjE-I|*dJkCmV2Aj`LmAZzIo0jVI!jH+
z(V1wOqtjkHx=Awy05d^}Er!8)i>g^X)7asSLb*p1Ru73@t$^9Pj4#;`kF@I86%*!p
zeOWUSP#bE)=yzYR!w&jYCp}o&&e4(?ytXvv!^!5c$ZS6tUkIG@Q<;+F=nBB(GD_86
z2eKX>n*)`Xi*k5Xp{dW$Bf2Fs%7wGfchbuX9yqP4DgWB3w#K-pOUs|>4#^BW*AmqU
zFfk9_p7eL}bKTKnV4GBG$n08wXGj~6O)>z&kq5e$D0cA2__}XRM9G)5ipe#f@QaKz
z59I695hh)+yrD}~zlE>EJ-cn8p@ueJbbaWcv)(&57@*Z8Xc-~;GAA-Hm5>OmdN~z5
z&XZfJYYdNI4PtgM%%>q92hhAqphYi5@sA&-MO)<wHy!nk%I{LXR&|klAz1UgyoLLu
z8aRp_TTK^FWhMU3&>zg=@m8(In^fA+M@Et-xiGF%-C!Avi)>mjZScLvYFcRBct<ze
zDIq(Q$WV901C})vX~K%o;-?fXKm~ySfN*@GP0nw6*S&;SY#{boY!Hv4LMorsj*1(*
zPay>*@jY8Dx8VWNQOGnqTn~4=h&BD35G%Qk1qI0{wWG#|Us`_b%zk<DoK^rv7x|u1
z;KZHRM-9JKg@^KJrKuvVbmbleJ#_6X_cWm8Y81*E{MMlu(p^X3TR7_dgI!tB*5Z+m
zTr$B)P=JmO!i1xYI|o^4mD+)5;?DrXRs5<&8o3q{3*o{VG1X~pF83Jk8BxPF`XEt8
zxyqs>4x}|*=i;E0;Vh?yn-KRb`<rdAhk8cr<OGZ)SaEtR)?!>(#0BeglFZz6N1eXE
zfCUxj2o)=_*ZC6V9>C}X+rpeQV|s&bhkLurg(_&IK37Mmn%%4pybG;kVG*T7ii-8_
zR^oxo(coh^WO%P|Rm&yRmS_Bghn*W!w=2li5ghQGomxFoEz#vDEq%}RES5z5yn$;F
zBc@L>@j3XB_%Ks;b(l)H=SL~Sq+Zbol^2@NI<1U5UVc41GXojRc@^T`rBgG@04f6R
zm4kmzEQRnaxR!TIMMLw#02x^d919@`>K9~KUT(&f`CUXa=PH0nfrT48*#eumz%-OQ
zyJN4?-i|ROw)X=$6@pM5s)v<0UQ--2>7`mlPl!&O94YJvH!%{pAVcPMagkPkpf7z=
zLf`G7i(~|P`u<^6u)b|^@XRk+sG4}P^N)Z|DSD&kG6!d*I~Z)ZgJC&a_NS|lPDr@-
zwr9&U?G0U;<gw=k)csb&q1_EL)}zO|;_V5$k?NI|^YnNR;S0!QoCiKJJ_iZhGTr%m
zmE7cMT7k;tu@yeTn4kr*LmNh6o4#GDgB+X9X#&l<V(sNU@PdULK72eAu|6|rXE#uM
z49k**x~Y0|7ooBmPevaOPrw0l?1-YUm&j`%uy3sH<s09|jTD7a)9yl|kYlF3UB5ir
zUv=_TiFzGYte7&K^RIL8Oq6}h?R5*8Qtaba7_=-@;{?D20R&B5r_w#5kcwU+gFlG?
zdE)fEx}9Q$I};8C4)2Mo%Dm`MuAa)s20;Ma&ERxw+0Rl1f;D+6;kfbLg&TD(i6@I6
zjsBvV9W>mgC(7Rgk~O7)UM7ojjYQU-qZrE2o|Kgc%i{hO(+3BIc`<REniJ*lSlG3<
zn(JHi%H6*%NFt>abBEeAGhzMbnF_MPVO}~Y26Ast*I9R=zm8vZ%1Oy|*<9wk<C--r
zY<EqU4kwl8Vn%ywn`HK<@qYEh=@IHS%m-u1-;*~tH6r$V)<Znn2`$0V=+GQLij56%
z;WLrF;e`0qN=&czDlSSCr3y-_y-(B_q-Zda;w4TpUsOCvt|Wc7jd(QzAoe0pZm_bt
zi<m8ZdDk6NDo7f>tsK851BSB9lba)JaF7daAj|SEZpIaQ-m<5Ru=zpb90$(XIki^1
z`!5pVp!%c(?RUn?<&dI9GShY6e+;$10Un4w{OI%>bzq~<e=i6t>8d(UB8>M2>9cHO
z0ZvY(5&yzQ7OucnnD;Tza=ZH3N}0927%SBEcC!8@#+&OPrbCE+U3S*Q)h}kUL5<!%
z1BHIJk3o&whmp3_g^QZO2AM-2;Q0oo_r%+&)<0a`Y^6+2y4cx+6+m0&&W{BcP~6{a
zVM%m=nq)w`(3vl@;;pH>82g?^ls97G?`A%vKo1G4ce2-lFS`5L{`C&Cl}fQ{uRlu7
zd>;@Qa#ZY<jEEkYdd}M|+=@Q!u@m6jxe4AsJ9d^Ih+;doA9kvhj+H5kV_?qB=R?G9
z)rVxBK&W)QP#U=w&&4@!TuS7kr^~Q|M<>o-RH_vB7=qsyl#;JgyH7CVc@|833vbC&
zmm_qFin+bhExkV8_`<t8mj5yHdySbF$YM5W^c*tQQvJt~Df@Hs^4W2(%jk`y&rN%@
zg~x{w`apC$_HfMLjAl2Y%5wbnn97WIcj`@5s?f2Z!|W})C4+e5NqY}{fx$cOSFT6r
zQ~1=A+Enh@<WSoRode{(riV9TpI&Y7yQX~GD$k@1IxUjCqO_Ki9LtZHo^EylOZ-i+
z1e-kG_GQK{#irEx@kGY}i}|S<WLPSO)}R+4x6I;M$`f08m-te(?Top0%Hyl;4AmL4
zPo{+>&+c4_W~Rlj;RE|9;xT@qsEM}VpjDMq`xcNoG>{jJC)cdi$B|>X!BXzlA7KYC
zMWRz~F-(b&V!>X-uD8@pfT>zOllE*7#bd#Ld>0v7j9{)71UtQ`6oDg`vl6W(G)H63
zPqhA|AH}oj3x4{l4_^@txFI^iS@hL!piQwjv*e!{$2i0(hZxPa;aBft0Y5{GhF~(L
z$ili9!VK03;)7suX3Z%FRhWU0aMMY{4(@$%lJDz!{~qF|R*Bs3I?UwO;9OO8iPOfR
zAwiZxwQGxJ9&7Ch+PF7yALk<ftT=i{O%qSq5(SsdPsucMJAg>r08wTq8MCL3%lJrT
zyO#rIKQ<R1-6B?BO|P8rBrG5tKi$m@UZjqFh(DPEd~Y=(a(O>kjX|^ysjTJ?BDwuk
zW-aWO<VQVG`96(kBDq&m&TnWQxzT=}ETTihCgiwwk^IpfVo1@g2C0!1T;K111gpDh
z_x~8sDKy|`5*<3))9kk#vb8~mMIiksBcF>-#XpIbce7+cV%S7R_%p*6o|zi7<P1mg
zAczlP@#GmgGeTa`XwXdehkA#iWnDs-+YR#vGw0&`-jTz1_%hpVOtg<G$B1yooK*zu
zs3d!Nzi*U7n10TlmY8Rku*`QDYIZn8mq!|PsAYcZePJHjD^zdT8($W5DqUjjJvU}(
z9`G}66P(&f_$?f181If8OyNOyJl7$amFe{5FKu@2Au$L+?-mAPzAHx>o<}o>^tdY9
zQ`ga1D0xmD0ZGW`FIe)+n}_%=5d(c~D+^P~$4F2Q2j~vo+XT|wnr#!kL1OJ~7NW)e
z#SRr-bMiwiXr<%Trx-;zQ`rO?V#W0dXGbpjbLU?DUP_cWmTV<61@WQKW^A^Bxz2UU
zLG``QwaO{7v1t!WV-bUT@_W}We@7*Q*Ec>HhpsD{kIb&A*~p=Wg(!@4ZjgrXcVd-8
z6kLm|!jlQ2+w3Yov%UH|uztn%);uF3pEup(5}0xZf=b_^UB0fBauF22H+m02Q2wNa
zXL94kTPea-k;V-+Mx!jgb#Aw*4}@jP8cEQ1X_jv`6%}bJ9>HerJ5%E;W))>}6U^=F
zDepy?$TK!Bz>fAPhrM8*i267&6-_xBk@O1Ee>S4;S^Rq=5EC?UL0~&+D$HlOV?LhF
z);;2|cY+;m9o^pNmi4H5<2_hCWRM~#dGBhDzFwR>lu|@KFE~eT=lCly%@)PEtdMUX
zDoFG>p*Zu^RpvKpRtpK4{S#eHfiG>~3wW&8HJ0&9bC&IbIyiJMRQ=R1HfJe!`t*J;
z>U{NP+g~_1N=d8k0p_V<brN1F@@=K>C5JoKKT{eyATYI0f&t+^g$_A;HIg3*iHgf%
zw2q53=uV0D5h#n&O=yTtsA$Q=asm*Q7ZNa0*V8ai!Y4%(!cjN#deorj@Gcd%4~M&+
zwqDakr$YG?j>#%C$q+K6Vo{QN(^8Sc3sKFf)^a*g9){qw#RSClMN}8AFaVaFktyj$
zj(o+M$9TBr_s|ElVarkx{61<eHEHZy)!)dy#v_`hm}zQ+E@l{BM2+-+5TUc$McijE
zS6#s6;Ey+c+C?qG8R$LOJ*ctpS+Q0NRX#wH0Zc_F0N~I3_douEyU#e!d(!4$E@*}a
zv=Z8u2zgIhZ56*7_x&^sEm*)`TyV{%{@G@$=jhtT4(9yuf${hoY)s|lIV+-m?PejZ
z(0gj^v3Z~>*?;XaWxjmp%(NBkV)yL$M2H5m$!Ebfck5=C9H{pmkZ7tlu6IYz^vzi0
zyU|XXXR(J>wPup%KdZ*X)_H)Bb-rR8ow*IP4k%Yt56I;B(R}BCU=JP#H~#e38WK|1
zxyj$3u10eN@>iv`GA+M#nI`aHb~oZgW%|O%1)y*x@^1m@3{Z#wz3LuITB~pZI7~bk
zIRVD$b?!`qc2jg+|Hn6!kj$AX6KHuURB8Gts7+{V<hG#8_%FD)o)u`Cy+9tQOh*@K
zF386k)tBaPS+}B3;!pAp57Z}JD%V%A{2uuFG<lo^=th*TQaHSmQ23U6oMilHJEfnd
zWA+kMKE=`j+H34Wohw6U;X=I<RP)C@*&(=LBs=I9TlXqeWXQ5M(7%Q!0?l*g-y+Qb
z!)%bvcqBo9Vb*MBOVk5n>?dH=u7yn93C(kb$HF9`yww0BD|lqNZj_YMDSQ7?eTPvi
zu1q1RdZk}_eNbh&I7uwrB#Zn!eV4svSuiW)nbCu-?GwAil5N=dRjx)$GTe$ML5aed
zXDB<$jWuTE@6U?HY$>Yxmu5?YH1jZECzcS<V*Satqve26Zrx3yDz#{uA+q_C`h<$L
zbj_Z(ZE!+a_I97Hu5FZR2OPW+axeQkmg?AyopOKjrI?%UVG@Y3VL?y&JEyvw_?Agl
z31FoYj^MIJEOcQ3b*i(lrln>PM`wsRMGeZrfv(1%QUxD@WU~mb&<&BP^HLJ_G%j(v
z?CsP89R#hE68EvV?Qdv$<z!m|n=#gl%ejb0B+bo6l|1gnr>N;!V{KWG9~dJB^L7uj
zg|CS`EBSU^Z=lHRm#U%b#<Gk96K(D415`&qRx;kgDULfQm3S*VB2_g^ifC8%XZ-up
zCeWB+!*{#dp_sH>*e!s*%gBpeh~^YCpQtmr=t4e9(YG#X#xH|rXs&N>$CFuNaw>lJ
zgFbhRmX5r2B4%ppn=QwsxyNoO>kF~Gbk{k#af5aNqPlWnCUHKIQwT|vE{iu38-kFl
zoj?wS2?{@XU)}bel@pDFfmU|Z<m)Ec(2&9UcOVltt!)-IV=0wQq2)5JY@U>0g;AO?
z_nqlo^%JwM4ju2hL24xy^;McSBtjzk<Ha+>tE0!e68coEMg<Gv@nxH(QLF5V`(^fw
z<N7dt#Qf@#-nzXMVy~km*1%G`IZahu&ClTMN2b-$t#gal0@N1`u{9C2eN`Gq%#e!A
zl2XQpKK$}jo&jw#S#x#uTw|}SL3`t%;7E})iMp~PoN)E$9QkmLTLA!iz5q3CIHq)q
zcB6R6#N|-m@sA;C`vN?+0c#&p&hyp7L9`zyLPL1muQpI9Tv@xJwp1r!uu?9z^}IKC
zH&HTQT!tvU52E_yH=<8CZ17lNPcam}CBKWh1rj#2c!3G(CGZ0yRO!=yVg(lpX+?eT
zxzBAstAE)az?F>%d7F{Q?Lq822EdsNAb!5xV(M~l@@;f>{m~_NiFkb+=`$dIb<Kd1
zCPw6#z~Mt?e#=LSZ5ls$1?9BJolbZ2Vc!pp7}94UOl=e!bXxA8t@Xq(XTI5b&a%_;
zhV+&p!5Q~(JIY4&9BDfpIX}2!r)`n5I4n@N)CQb1{;b8i5P`O8rYk=#Q`5P;{V-!B
z$b6usm9qmHi`Z>my4lqqT)hn&HE*woINN=^|F(qh3!jO${q7vAY`Y4F?jj0_6Cd|>
z9D|8gvAt*mia0$Pn_`yAzI7U0O^Y#qja}Ivu(Q!9;kOMalJz^WASw#DHe+QkEA_S|
zDH3z<cWNJcw@bVaSYzecA$hPwh@q9O-Q6y5Va72mIvh%h`h77!uQie%!W1~&!Otv+
z&*T5fxbFT#wtg1(zvjdD;?FZdL~i(^^4y^zpZ9|`fn)JnK_2DK9@El_<&Q-O`tiGz
zvqub9e91%Agvbdj?ST=J^+>Q`!GnZBX9p=Z<-tCsf!|8wa*TB)3QKk>`w#e|dIP(y
zIsQCN_-PCT>F`3bel<sDb8#!Mftz35?l>a2&VXXk54<apk3_X5m|x|)_Q!d`(vb@Q
z--cNHOMAVNqhc?R@ueaBp3sHVJRqI(eP)nMLv}_$I-~QcpG!b`H{XDSMT>>7m3gs<
zpGOW>X)|(Ozx47e3%8P}F^$5l=r?WHd1CN@VAT05IpoX8`NU0l!e!Ee=Y}mv=5Z#s
zFYqwcU>Y22EMOG|XM9nSvoBm}?(QDUlYRS;%;iap;2N8)x=uyDi$2J{i<@SV2N3nV
z4uQeUvO4?$;MBe<hN-hu<(%hQh|>?weZUfn&yyp#YqA_OyJR|kdr{L>Kax0P9JJqG
znSUKdPXE~0o5dn#HoXQ1EqZWr1$gOl;=u8I8xMD9IM1D2naf?y_3gT0O<7|a4fxlf
zV-8^D^t@E~>)e<T_}6G64#K9V(b|0nCvtnhxP1?Hrx(B0uiKh-?t_8>LUYZj8p!D?
zjI4rd&><MbozSKlq}&TG_NFhZ@q@XL{Tav_k*?$+g%O~p4Hg^M9$JI?Sc3MP!HN7_
zB3J&2q5QP6tl{$~>sakjG=DFaXSIw6<b*sUf=i3Ep=_N6J7C@^De%em8w9O$JtJ6|
zM-utF?4@$T%+_oB4X;LKfkD8Z<g<<9NCi$uoIedZpqHq-T}X5QLZnUMQo9aFk2ng;
zaM^twN0GOTV~SKx|5CO`#0>WZ0QIIohqf{%BKnGfL`HFZv=_ky=U7JV20~xPY!LAz
z2@<Z@jf}+TN?sSY{Ezbo+$${_`5&dHTPPxfl|riQ=_7UM@ZS{|&N*Kt+DfYhW-BV|
zsw&}HeEU|M0&h!6lPVKR#YS;%DmnvDozSiDZ?e3|eToyyPq>P?3^x57lRHW1&J%fx
z&bY{-)>&Q=q!Cwwv%JQ|uwD@g>K^csNDi9o>N+7-Ja-XRvx+W5-Hrxd5GoFC@9_gW
zBE6ty)n5?~wk*A%YO!At$UgBHGTKqu^DaHv2r>=(>KLUL+2S@gHFkWbe=~j;+dzt$
z5LwMGI;n<tQ-iP=)f4R$eA^0{1?zN!Vx~`v92G}2<Vb_#!Tn{5lmdVwZN0z6MFyy(
zf3c?Lrc+4rI%Dt8P+b(>qnrLv4hJku5Y%5PMsWe3Oi2pV92Z>JEOZ@&Ypx*cgDaqT
zl=7B$uMN}jjjqGh+H@MGIM9*XlxPC5!tc5up^=mLqD4!VT@UAp&6l#OBTY1#b!qop
zj+T3FYy-&JH8U_OA8_x<5_(+2E7+DD3b6hGHL35V*+n)ioV`gS2fe8Wp04Za@>q*4
zc7xP!>rd2u$zK>C5zA^!w9xduNAkb1-p|o#u<`TBts^>pPit>(!d5nCmM^)fhJ5Q|
zcB@GlvANY}o9q6Rn4vx?mRqMbPU3#BWs6XM`aChN@erJ$9%4}WWH}4bJVyv%S`|Z^
z!L2^1j2esU$lY$Ak<+vYF7jd<3~s!h-WjkY|9jHIv=?Y+{x!iar=f~Y$wcaKk>Ur{
zU(x^zUT+rSWUoLRI&jJ<3P+x<)X_SF-iIT+3kw<ZyvQQ;7uw-Pl5flTas@l=lz0h5
z_J;KV0_8C+EMFqdu(->6gUHTPy(6ZLqO#ZQt!HvVUP8U)^PP@{2f#`$u9xOp3iu83
z#gd92dN_=~1h40ZHxJMi`t4mTm-~3L;{RDwB=FSPx7eoB?7WC&1qx-%Ma*>9m@VZZ
zkkz%$r4Bkj(LuJ`eQ=4~trL3TLOgcAcEfeA%b?v30&biQ>H0XR{T(Fl9BhcGiB+=m
z+?mz)&VSL01rt@SAXG|m&=6N@hBbXB6JwCBb6K9ZnJsG!b&R8kKvEYd!Hl-rh+h11
zuZZ~!Oc6dtK`wXs30()X*e1OzbISPhjsOrVcJjZZn=T;I@>_y?pnb^z?}thM{k?`v
zPNR?Az4C}|awS2<ety^<e28up4z&UCNtnw(xMGi@0s|io-Yah{$(Gk#CBnL@X60u^
zG^ALC`3$~6a%tLxqQ#+h@{22{Tk7r|awgrj%?XWBv+tkuj|ch?OGGg-g6O??_mVHR
zc99#-23(IfLXDiHOztTY5@rrWMH5-&iLS-Vk7^rMY@IJg*p1waSdl`@rJ6k9(I}(M
zVL#M5*njy(X9E0a8xT-J|0ythDHQuwg47JbWOb9@0zcX1B{D`-^3j0WP&?Rvj-+$Y
zfZR~TSTRRYIcTIfP=b&#ptkwN_y`g?iM@M95b~h;_t{z=2B$hlDQ&?rFR><$6#>|o
zJg*g{pf<iQNI42L7A&D9l#sumN0e}CYJemL2MXt1ILnXX3JEp_DJ;ZAG9~9xMvg*>
z3@S|fLIOvbjo^XRk?j}~R#r2eIKXPEkst-fVK7t)`E+naYLT@QH#u_)&0`Wd80$t*
z7BeP@2EYd9e1VlnlKjlzr_}N`uQW6dJx_xarY2O)LtAef4gA0Ip8vy|4E_(+L?;nM
zQ^=LJFQ!&PYFsN=3@S7Sr2J1!<3Fed?7uwcR-<$P2p{-QN_A3`u+2aGgR=D^4Ui1V
zx|g$PRQoR-MxRnt2SknhM?kn4JfFz<2Zn4G@HDuU6ps`-M9BiwTLz(KEdQAZAZz5m
z_!(>v&N3+}f36OK6?8^_^~Y%J_IdqtWLitpDM2O+Z6e5JQG>}#lLP4!`jo@QLLhwt
z_n+NBp}g_6D^3l@#l{8~2udN>eznR;#6W%yeTDA_o$x=r1H`ZV%LqqnS!pz&)Rp)#
z(kN$M^bDdaU?to@LQFXDpIGrfsSl-u|77+5!(8MncoXff71~7pQ7p%kAa&=l{ePuo
zK!OCT4ouQP#`U>x%FUnxt&Vxqzl3v^^?&He!aqVF;(u^H7NAr9=e0=H{0|gl0Hj2?
z42t2{jz4MOt`9ANe#8GK!$bpjAE@ykZQ}pTKmWhO6c+jIO8;+M8XFLwBOieTQe#+Z
zn$r?Af22qJGcpqWk7#Zc{0dp+sq#wfn0^0Sllk95lc99||6Y?>VwYcTGWONTs8Q;_
zS~X?2`E66C*(N$+$%v(Ap_;R(MG>UI1i}`^gF)Z|hGd-Of5sr!lIWBab6xM}hFWAM
z^QfvikQ%h6YX$OC{&5~$LLfK@#_GSivN=dn0s%t{*^odG^P&R=Y?sr!Rgjmf2~z`+
zJ$b@5#L54S$o&5fkuh=jZ$!qD;=d7@|3+l~_d;Z5%db(Nd-!g8#jRJ8GWRlU!b1||
zeKMuK%~9eQD4=yurI@4-#K__djaH=(^sJd;6uB(bHLEN9Ld!N$YcH@AhAtZLLLZB=
z^W>H(47ff%-JaPOcjnH#ixv$yyL)rp0>y4o;;6Il>+@M_Qt%r9{u}b;hezS_$bP);
zs^f%Iq~ZqJD=<9cPh5hChcdYC#YZ*fSg<H^uX$X|3Z)9!0z@CV4NB7av%$cW-%1(o
zD?##O$Dg86tzr&+n7@^ddbUbD_AQO-M1gV-q*x0GmM;GqOx5(}^`FW@`ad^CphxAR
zQjhOfTCge;ZeelC(0<X5b3k_{Wn7}<sxT6?W6RLz759D2Twih3_*PeWYD7Okz=@gV
zi%eDowMKb48D2$NMPI@EnUiQ8N)$BbDEy(K8AW*qZ6$R~2z$<@N^q~pq$V)EST(<i
zO^{A1^is5+O2MZb8TM0a&WEvs9mfZ7^4p<l76Tp^&``6o4n8T5FP*dK#h4}fovlXt
zHBhset9~XZhUmS$bmui>6;ABaU(9(8UFDdxi0=njd3=XUb5W2Z!@c$3FhM5tj5D)(
zqswb`MOd`2oujfCb6AMP5Y~`Vo73{Fp#>-~(LUoeyeQ54k=wdTrcS7M9(?<QHA*7=
zgPve`5h3-j;b)#9m#RWW>j;S<8=P-c{P|CwhIk@hbBf&9Z`CCXF@(_rc;e*@fXV^{
zWM;^aXY(rI-Jh)zO)Y0JofG&&5iv-c>{9m(RJ|5!$UCn#2IfAt%N1)z8pyp<(PVSC
z5%f|sM_Ppc2LOjac)ue1)rP<5jfG@;l_^K5HYhM1DYQ=KL5h|ODS(=aYxUobM^%*u
zk6G8^6grSnp_B_aTg9-jwH1nBXI+KZg10K82^da`CW@HQ8}8-d;D1gohR$&C?c(nG
zU3R^M{oPo3j1c0d^x!Z((Cn|_j;rbE)Je<f<U^(D{YD_Uc}SRlN*Y1_!)XL>C37QO
zjFOA<?+4@L{0z1LCFZoqMgQbYc5yz=`e)OuEh05V;T12|A;UBe4x74RG|#pS(<H0l
zuhKEyhM}`ONiG>?^{LW3@Li{2;wqk7X>!_6rbD7`lYVd1zZ~_ZLt!vEmq;!zj(bye
zUb33Mob}F*iCjziKlVq)D}|?q-pMtvW<HQm6nFiW7dsw~2YtvsKRtyWN}DOgL+=#z
zFQ!-hNu#PV<y0*2?q;>4*&zu#>P-eo4>Rk*M4jC!Rjq#0u5enT!rphcQQ<VY!l5^F
z%`PWLvj6KovhriR(D1ymdI_$Sh*;sMclK?f#wvJ6{-<!-h*wueQ$DI9a`{o|!swD&
zD#vT!fmIQ_y$aZR%{Eq?Q#Iy9D5L>Z`E?7iXw}C#JNACU4P6vOkRlS(i*M%8CBCIW
zSE-QOhEB`mHYCD214i|-MmCy!pS&Huc?<VJBgth9m$3>d>y&kfJ=Mjw#KK*y+~~rV
z;MA;dyK~rT{?#Q|R8+oCk^Z}zn;X|_iW6b^;wM=V8LOc^k0>~C6|=mEJO~B!agU0N
zhptbE23#pf9^!h<P*7i|^17&{AE`k)TH~_!6G9nl%~W_fEJa>U-=jZ4W>H-uynN+<
zHQLhQ2Zj&rwGP`|rytmkpJvg8bHV4A(~HY#GB~3ZHrdmhZB@vMec%6iXZJt9$fOE&
zfDxN7UIsAc{9%1ybXe1A9?MH4I*!i2Ul$xBiaLancdbg+hsKz)mRQ-FRz?5c0Y+y}
z3!<VIa^q3a`-wGBQG6>r_M4~}(~b@o&^@m{Ca%Q#%jRMcnI~y-I!TTPqu!6MflIfP
zcunNoU_`{s?&~BCo1|KRWq{wKq2HsSxM+>Kq>Nku2`YW|do=Wur|TE7jc@9x{O+1r
z=ACtLCP*nzC^}>mrG3BW#fQzl>*Gaf&(C>b!56$8UVs7^fk)95z;rBst!ge?2&;N8
z|J(}NBjKs|e(i#}Ku5S_521yS>X(Z*{njhqsK=`nrB*3@s{tc2b#U?clwB?EZ*JfJ
zo-imfQ!5e%#pHo#&(Yw!!6=!$9iAX}Lg@#WlfgI}o?T?a{uEP<tbvJeOZi<!UE;o_
z10u~;!Uc%hQo+|5Yl)ZW7Zr2OlBO2K0tK{a9X2)MK1z$eH4lasS{B918>u5|$(yKq
zPTZqVL(Anjar4uame2d{$;F$V1h`3pR06f%F6WQ)<uCK=tVQgEyHT3$1~C}TI;;FA
zG^59#%ODzqM!IFa{zZl~hp-CG_F+?B?bkkJdj>K)YN+tT@uU@@1pGo@%&SlW86NeN
zXhtZ3^?%(vtCXMsB)TzRi8Mk9ctpLmMY-}4=@C$(5urrmuvu?CTRKIh5@o+=hMkgD
z_-d|c_v4ykGWkBuMDM8V8ENM*)zd1g{DJ05G5!E08nH_38@nv<eFabK?ny~=F-nw8
zA$WV`lghY35Csl1t%VN|PHj=?3!)KDFbj_86<ga}SSk_GE9~7%l}#bqBF+-Wr@aWE
z+*+cGFa&gnz{#y;yA(P^IK;tWopo;N5Y#uLTOz_6%>40cUm$0w)S&2=VSMZu33?I2
z8z<GmsR3FUrWw^k#Fo<ZNP}ja24=Qij1An`dRj@+AdS<&%-Pev<3eWPhLtWr8Z_cG
zFf;d}G;n6_X(a>UG=>CgHA!?Y{FghNrs{aY<UEk>ow&1sR?~dEK}+Cv{y1JK=BA-{
zR)W%q&v@TieWn@l8Sgu*&$J>w<9<h}weuUf4A(wD*i74N_xtWfxx4Xt{_eRZInf`V
zPcZo#58u2&B3J+X>}2@nax7Amj69gUJ>)h=k<B#qI(@P2w7=Ku_XpZ8V6<HkpLGwq
zC%C%=Q^-72FJ4#UL%eSR5pk*XrvZ_t@Cpf5lWHlLP@pVit`5Z3;DD<JBzO}wXmHg)
z2oBbuK!_-p%iXi2KKk%Zq!V3^khxB2bp5xzv$Mg-aOy%t&0@K*)855}=m{5>Xp8>E
zWhz9SOivR~UT0Ims`T-%u<+0MOi_WDeq6j8%YlCJ-)`@(?w+sb$sc~by~}PF-+cJP
z7ys>gesg<2Pc9}MvAZ3qoug5P1jj*=^D0Oz`QqxsZ28p}@8?f=?R5V5ID0=I-rp=<
zl{>P3p8xhG_FJQOidU2Qa+!U6e2<{<4}bVGo<4rMeY*OPyvpAr2)LR(O0n1&Kg}kW
zK$gkmP@seMU&^N-J)v#hx3jz3|C&ABF7A`Z=c_9ybn|@ohd(Fpmh;)qB+mSL|9m{Y
zyujvq>(BA^<aqWpOZtoD^7-LuejWNQ*$L5U<aa;L9)C_A7I$~a)9uIk;`zz*Y0(5H
zz2RtZoFRn~oa#^&p{RUHU%a3%-pp?AurvN<u}o+`;Sg4e`TA+k)V=EK7o$<^*YRrI
zuVccOTrc2{?@aySr?cm~C-Z}$2EDwO&V5bp2*W%+&7PhgRkQpPzJmWO=TFbe`@(7e
zjA#EeP8;|FrwzQBKTU4$Zn0+Y-F*2-&i9IZK1p7`PR8@uHTqEUOa9Bva`7=a?N5=p
zzns6neSDfP6G5(uG^4WHh=UA-TTqsn$o4|mN*=7g^408G<e;xQ9F_d)OB@9ubDp~m
zXf5iZ7kqfk3YGqnypo^!w}d2qnf%9pB+V|#%B#P6_s>-SUlzC5;?3;S^7d(-=&}=N
zlzeTdDPA`p{xZ8uq@842{j#`2*S(t?Wy>nMe@9&*QTA>6PWgI5-<MT_nE#c$%76N|
z<bR85u8O>VO|bW{yuE+AdG!bCI^T<m(Rq{q{ntPJ=|9B(Cjaw3`Jc-_Bws_^*YaCm
z3VVEka?&2ug(IvX+I90aCpB(qHomIarw?S$SO2Ovuqrx9Zf}xTDE1cz((5ml{_v-C
zB_T<us}z5?fBfU>r~HT9iBj^z@>Sd90<5IP6U*e(#G1`@XC{MYfcR@Z<Le5M>zUnZ
zWf;5i0wuzg$0y-#g`sn!;-Pdw@<D>4eBsit!&l-=lzdH-#>p>}Fa9CErK|nb!xL?2
zS$#*Goq_{aNUZ*9vUs>!T+ao#6iNZ^uAZ06Ir-uJ<J0o_N{qzceB&xVTfTq%3CHrN
zU%&_M7x|Zy53|SQae<C?|64*YBR5=ri2OXcfBr}h&C<^w-vLk;H&o*JBQ$xWe>{D-
zeN<Hv`iRf`P5pqZ2b6d}zo(;Pl85Kz!vev`Eyjyqr4`&DB;jE7Eqvo~@o^3aTHemy
zp$k4yMSh+qWHZ3(?3$js%z_sEn%sHyEumH92g`~fbh~~0fVTWony8<`ckUL8heQH{
zw98|1KYtJ8{bio~Yxw~QBt^@v{udvZ${3}roG2syOMLZJk_-R$q@m$^-elxpPs^V$
z75q0E+EzX-J!<tchM{)udn6wb%&X*Y__=`^{Vn<T!Ue>?{`g0T5;_#B3jg{WE#Z>1
zzx^@&>q-*2`5*sMe&COZ0%+w&%KuY@sD)#is93%z0@w44K8_#ADA(Yy{6*+rGzmr2
zYG}LCi(XSg)uJlpXH)^$DAXJ45&)9aef7>y<0EyohEjj}a4}9QqXj+A#XCiciS=iQ
zl&C1QQCmaRMgST;DE>nFlq=|;p_3Sk{~}FfDy8V#^jPmze3U^os;UhI_*<%s5gCv+
zG0_3NS1U%41<+kBchBcUy1N&zJKUarQiBWmsup6{uNdD^dkndY$QRv~g)uH&&+lfx
zp$}q4oB{7J7-fr_?CQ6xyZK`V1k1z=ugL3^(VVJ*6U%N8!#twk?EX5#lw|po(R6V6
z>dQat(3ZDb9@PE26#AtJOS<U{yA+eAvY(R*c9Z4PW4+0YPf0oQzw@v}en><nderb0
zg%%%g7ppVb2%pVoSt|o7IZ8g<ft@H$bIVI=&%7nC?iN=+TV;)>-qOHTtE~3SThe(B
zU7@-2j5<;GGMq#BQ6!^bPAP&mjKG+1BBmjdB>N7h)X+9lOgfj(_kuq_o9ecEyrsFG
zl<JzRQu9(Ygx14LGP<W(K~WA<gZ}r~WH=gvH!dV*>B`|`!ByCpyrTcF=uU}r@Zxd;
zKwqaq|0-u4>S*|7G3&(dq}V@``5lE|mHIU6=+pdMeg2X6oa(BhLCdaQr``~Nj}!f1
z2Mm~n7XiOm3;4gzH_8<ZcCV0{Y}p^AkS%#a=?VmmJMjeSm#<$FWISAb%CSYnk$7I+
zQA^;kfIkODZGa%?AbA)e2~#RZ0PS@H;PdYrPjv|zuIB}`XZq{)0lrl5_3M@OFabdw
z>tkJ<3E|y!OsKtX7|UZqt%znWrwO&!>zlAFu9~o^noz=XoOQ&A8}DG+>v7i6id0)i
zd%eDO%HpbZTI2v2HUue6M-3BL;9u_XOY4CI(Red@?2<BQIUp!Q>&i03ttp~UL0wpg
z(LQ1zt|^69O@bBC8nmW_yg@Ejp<q~+(;Mo^BoA2e-N~yzfY(NRm*h(rNwJ1;nEdza
zZyJC2y1;lLB@~f-@x>Rfze-N9o+4*KSF^jTXQK2Gn?66@;$-IccZ+wR)x@kO`RcWJ
zUrcmXj}o!EfNI|4Qy|fTujuKQ2!H?OEBs$`nE(UPS6@#0m)V=q`B6_UQsNkz^Rwyr
zoDN8O^(syN9c&b>0_6PFG8x<p3hrOTANBquk*~G#*Lu%Si$7subU7y;@eA$627Ryl
zC4KE;IselmsyhGTU&x8k#bAU-EWPG+!ekDe4AZ*&-&c!g5o&|bgawr9%DJCWU15mp
z+egwhlfR)IYFXhD$MK9>B8_>Cl9xqES+V}&<HIx7d<1PmYl`nd8{X#)etVyM#5&mH
z98B}|BWgzxLd8tDoT<>e!f%vm&a|I^xSid7n*H{eh}vT%bM};^ubYzAozr4`a<iQO
z{ds<W^;_}^|IAvyHh=w6LK{WTuX=cPG9LWrSK{-pUp2p?1?(?{KRX&sZx!A4pXG)a
zgJHy#e|skTa+dcm<dCBERllINFMp5}LFp9uHvaw(P)h>@EdT}p2msN9I!#occ|;Zn
z007$)000UA6aa8@H(zOPX>=}V0RRvH00000000000000000000tytM|;#d-W9=;;O
z^@1HtnZ<59x;kP;7Q$9ENVFu%RWUK45Yh!S780$+%PjvsC$BaGcDEl&K`q?OJh|S?
z6rJ<4ANq98I%m}NPf1O7FKM{m<TUIL`hUe=7xXQR!uYvIdhCBDC5lKgWR!|bq>m!_
zET!in-G*5fCNYH>ZA2=TFSJg*I2S>WR;dt_tjOPZ>00zCPsod3XeZJP0?9J>!Z?iA
z<dF{xm^0sm8H~!3RsQ6q0_*{KS(f;r2Sf@Izu1a6_j1;_3L}wGH{S?4u`7v_Q>i8p
zUPNIGJV7-HxKCleNs64E$kWhglpfgps0i4OnjD4Ou+qT*mFKX&$lwLr+M{g}ge(46
zuxr5H70W2hHa!YL245CAcr!lqMa**W<vd9#69^_SLf9@nZY`8N93?~u7BHv`RmNve
zn`FD^4@Z1eq%o8tG~fsl1WxMwm+*5wVe3~(6eUmWo}a`)$UbL30~#L(WN(=~3h7f>
z0dbPUU>SH$Mrlf!;fj=PJb17aRp6i-f###ysg$wdd6uINLL_3Bq*Cpnzo;Q*U1YLK
zUgwH^lUV?ImP8_YVRyXU4$+j!&wi$^cS>my%L+m@cvZ<#ARggCj}U8scbBIKgO|g|
zT%;c2!dX7#21}Y0Yd&8V$V*zXBVsW^`I#6AALmXZ+nhM}ilvcm)7&z@>SJw8CyI^l
zCq25?ojY^k5I8KwaK4i{A;tJkzv{-gN7}c!rP(%_7U{G3RM&8(8|rj1){R?Ma05}p
zbZDy2bO*SODRow8x(3k+%`{8B1GsXdPj%;ek0!cfFzf`l3e6SE(bdINv1q=q=BBN|
zf-$2TrlA`X3%azKW;mar8)u|_#TT;gl<8Dz`$np1*d|aGGrG}WjB+#8N_4oQP8EID
zqp>nmZrLD<OvJ?kJ~LJ(-QQ_^$Ql%UR7W=rwjIchg|9uhW;u=Uy>4qgQY_u(KujzX
z3OJ0A;8+=KJwy$y1mY;~Cj(rZoCTb%4WhB8OaX_?7<<fB*=f(d*yU(1d@;Bcm6a^3
zzASaL65Np3+cx!Cc10?$0GRk1pedABAb1q0^Ng=rS$he@)29&SjpE&<$u`OHUqEJF
zgaU;iGfFO0t%ruY&iFD(6Y93rbfsMyg8L~A^IXIn5U)TtOT&Lx-4OWI6(}A2p|j%b
zymS5|0VSLqA%EvKPP^>N#W2V}Z{(rFtw$1kFFx!w6Z>Y0oCN|gKw#G*=iuf^{<4#a
zs<FDK=#R1N@*FLU5|O3|A&X+lbbh2ih)?HJxC+FIT-V=4MaF+R;u%dRrW5sq{?qv+
z(0^B*PUrlbO=aF9&cbzBcsWrq8h&B&*%|lpCzPH*X~D&<_rQgNn8;$>CK!!H9R6Mi
z`Wu~bZq6%BfM{ar243#{<DXw@D;i}{f)XW67X&>BQW<#3{Ku@@F!?C!E{Z<N>PLzH
z@KI*W!*GX7<we<R5d`fM!ig(P=3F($nyY=&9V(yx;*h9LH8e;0433ER7CLW993By8
ziv4TFFnW_XH_=3iF5V=LwW;!*=&~gm+PyosuUyTtT(+AAoPN?`u2G7M?NXpYtO)y)
zTzq7Eh`cPPI9x7qZ;<=ia}6Uy`i;6je!A2>3e7LS&;^~+f2mKW`!F&>T@S@^fYrjZ
zL2O_K0K*OgseLpVF^SfD^rBaYEm|A(25s1&^$247kWC^=*sYg6l-Mm~!$J+@=oO?C
zc^jCM*y2|9?gN*3Zh&9g%D~6Q%H016XjvccgK}wDBFE0hGYd_OxHh<cbhOUbwII(7
z)PucHRbCB<x_#-$`8l$UMv@i2FEUwA>m&&%i2_m^vm1HUw5-LPuTpnV%MauX<L1IZ
zev+oePVW2MVzbCkv0r1UM~}iRYsiFk5aTaSo{qIR`b^_-4=ux5%Mcqc=A4J^5xZrA
zn_tekJlvuwVvFB{;e5CgMW1S8cRaRS9nMpCRD+HF3=C^>N+?{IjK#aYQXGao<e5_5
ztnNjPeDN{lt%sJ5_O$#1^to&u9E8gn{qjTT=(c#Rz%+=lxl0FR7qRgQht-C@;w6H&
z{=EWG?_C?a8kQ>et7h3)&)fm^ThHI157C{P$h<)x(NO9whj-+yd34na65b2t+{Tf=
z5&i=^#_N$BLc1i(U6{HG*JxfC=01t%@HyW%Sti4F&?t?Gek)Z?Qt`X&kBGpl*}$GQ
zrYiG=JF&Fih<+-c>#K&wrBc!^NAkJ4Xlbfm(FXm&<@MF5jm~fOyrvEN)ziq?GqsT`
zX$?s;G^bw^hnH_q2Q~E&bz$Gsl0UsctL2Vp_E<M7%t~MD#sY5&2l`rK>*C;0pFV6n
z9F)&x<Kq3efjpu)PAzw2imDg~mNbZSRhd_`<6t{;z0U42aWcPE>YyEIWMUn)BM+H4
ze9s^zjt+@sIdT&bk@rHr7x_h0cC13a60D<SiFaYNM*Kd28~JK-+v>u-otihw)a6dd
ztH8o=-05iem;UqQdeZO1w<aF%a4%kSw^jTGH{QU^X^VXQKC-fKOtez9VIEv}I(U(m
zm$tgE?GDRp<=N?%hJia#_tp2kTi&t-Vp-tYf9degL}$FtqwUTxo4mEq<5kja_SOgS
z0=CX$5(a$RS1v|MipIekWS37tZHf3D#>0yA9+`j0dRMk2VxCnhc<7|Ck)(4l(Jgl~
zH(9y<i;v%-TnrFb=DxL;BPEYm@Qt^F|23}!{|8V@0|YGq1^@^E(S$lpfao0b72f~=
zt{Mmc4geGYaC0|bX>MtBUuSS^E@J@z5C8xG000000000000000008X0YjYyWk~a9g
ze+BmLmosB$yU7Fr(%BhXgisY$x(z~onYP!`kc6tRRtX)XYE{kH{P%r4A~Ok(TSihq
zu)8fg)-wfU#uFay9)1gtpZ;~De?R<d<8OEW(ikkBzb)q<KfN~6X43pW@t=0%*ZJf8
z>FeJcqo=zc8~w+}hWNotV>x@7E&rU||M<hd;_1fZ)BL6Jyj*--PCqyB|2`~dv&PHf
z;q`60oc*KmZSkdXH+{lW_w$$6<^1-`>#Q+<ZA_o;e_AXXpBMM@hi~*AeD>w(ezt79
zewsC2XUoqojm3lb$GeN0#=F_mY&m^wTz$EHoZmIh=6AEFmsw+qq3M&CPqX{Rt#}VT
zeo7dwa}15s1ztRToiCpL(U{Hg{j%}rZ25wJH_~E^{DpsSES3c3Z_`&ozHBU>>A8Oa
z+;5G?DPR?kI%dC`<b7lQB;bEqJYzzi@J3AWZ4N@-&Kh4{W)EK;|4w6pB8^{0llPZ5
zlScpIx5h91@wk66`RyP0@$07rzMcI!ldqb8etw)|rXcNd`t<q@=;;mT!|~uf9_b&C
z&PJ2pFo(wJXmT;UzHXdejvM{PRewAg4Q|f*<Hps^`0Da{_+z7S4H|(M^a2lsAH*Up
zXN~*W>vaD3f_XRSk>9YcFF^Nr-}p5BbB6W3o6W%$jcMZ!%v8|T^XBQ};^`y3ilzx9
zD>nK^WB$;1TD<<f@dAwh*QeLl=cAu~dV72O@#E8%9~aAyKY<5m{a=3icVfaHHYyVT
z`qK|TZSsZUbwXDD?}z#0tnvKP&E`+@*X-l-<BxaZ3n4?|OAulD<#q8H?0PqSeEin<
zC>Z}0gx&N!fBNBv|6~4i_xR<0*7#ox)TjUT!w+AcUgjU4Ff6T-!2JC9C~-rUrdca%
z{{Fuk|JL~L9~$`k>8Hl^1Wb0+cwIafpZxe^@!|E^VBEMKP9~#^ch}0-Hy3A@gAdt<
z;cs|T^VgHp=85v{zx~_4<HOTllm2?YCkIDO8nOA6{!PEVQGQG)=z;V8^@qk${-aa;
z-Ox8b_s_}?^(VzkhUcS6_RDxQ8UAfG<loh?{^jq=Xs4r#(e?YIhHGLuF|N+e<WI)K
zccbgcaI8*#MV|inyg@(3ODD=8_yIo6#=~nd>y&?`P$x;6zju$?E8>7YsY)EYiT(`w
zG@GYQgFbk+sXa_E23G+nlH{nj28`3D1xAVw`IH5-3@#=D$itL>snH`%j*?V`a@yD4
zW}!&y6i5sxr+xa6k0$;ln1&dRF%DKkG7jE`_uVx9E;#nIpMtK8i?A#!Cb+pe=}(4@
z)8p)9^fMnUXM|IHA=jX1e6P;F+5A1}X|qpz+5{Xd(X|mEB@r~A_tBu4)1aBZP|`rY
z$U=icp8Q0}rRw-MY-rfqz?B9ah*OV$qpve;eS;zBl^8$Lh}G6aCo!jL;T4bsrjkW^
z@S!nc5UKJPN>a&xcu3`=LQW`9VK|;Npg@M2UdcI1d=o;VrmA`gnmI)WiSSeUMpeM}
z=R-+EFDyxfe|SjboqtZFlcD!lxdI*vontJk#z;DqER0Z#N|xu>qmotc6f##qft*f*
z_rt*lu}k5D$&I#=fuFF6WkfAf($y?A_+2N~)>-Q6^6aeG+>_>@*xUs-dYGtk;yHoF
z!}H6Zhk`=6Xd3KdQBF<cM;cG*%E`hL4xX|qr?vIC)JKZsd3h>;7}w*$_3%vWXMQ52
z&EF3+4INH|mQ6$3h=9FybPZ>T>`Tqk0&}a20z65p!pw2(uFY1UrGw`OS2tPba@_uP
zaQ2};kT#EhD+92!eUx%LFi5NttS<hzrY=4-IFyjJF2`v-WCus-fohM1?IAD%O=QJ~
zR%A6{b&k?beOPT9tl~o}tfU^bx<_fZJ}l`fY3o>gXoYn(9FMYE9M(HZxrrabVL2~x
zWaWnjGVy`Kx=w{<nLv<QrzG951?V4eT1<^pY;kS}tFQu25E=O{53Icx9$5SL9eQ9%
zddF8z)sjj3cija`(t&0+T6Qk03x+4L!rH?=CP~^B7YuLNoD1gPvzk~4!v)hP;MgSW
zE|}1QoZNWcM}uZg1I+~!FY?$s5nQnL@4A%}qEl!hn{vSlQspl!{R`Mo9#ZYl1#9o#
zUgklKlA8q4_tXV5sT3%4`J_xo)$)9h%o$YjGSY@zu#=N<Ef)+Svidd#&5Xi}q`Nh*
zUXM8%3d-$*r9L@}>Vlcd$-)zsjf|+Y85hi@oGb<pC|=k+0WKKvORI)mYKm95o(_%!
z5vV#gJa*dcvvEl&3eJZ5iLij+^e8zCAveYzZt@O!iTKk*OnN<<5rhRV3C6IsjB!-!
zEN%bZN_5YsWxm_Mc1nhrfvxz^7}KXKQ^D61BFA4#?kEE>$(ErE3Z}+f9d>$d$d4`^
z-{*lm;otkr)}CR<2N<n118XK_pz8{P5s*niwrh8pl%##Y7f$7rq-Wak?E{Td3^pO>
zjMi0SVT?o{^3i-elJsnLeER_YfWadWg`5feCM+#MnMz4!91LEf&Yseax*eYkwF%%E
z3jqqV8(%5gWHK}ffaiTQXy!C1UMP)I`67>T>L)@@DW3&PbgGw1=|#8W3sQl|wD<0x
z9p8&?$15b-+f<54C0%JaWDe_YH#98I2gzLi!jh5vHrIyi_|au8Gd?|HiSDq#Dow1}
zY-<WS|IpBhoK|i#zHQUW#pWH=j5l?Yg(Yli93<I{8LtQ)(@lPssxspX;@S<L;#=r)
zcOgo?7l_2&Xwo?D4?ZXiz$$dQo$j&now8Mem$V8U`mMTCT8T>~5(W?IPp-I+#UwCf
zk;D^Eu+6ZTxouX(cdJ^Z)d<61N0YzdP5CT;_@95+YN75P7k7XBRSiXTU(mz_Ju9lA
z24XD+mlu=qrH36I*$9Q#lGNNFm?vswH4<cl)x?JiN9XQcQ}_uF$`{)3Mh5V-lGW|G
zKUm4?lll0G7{BWt-}EfI>T65_*nP^bQ26STVn|o&MXE5o3jZt0Fz^cc2NS-4C2VbN
z2_1=LbpbKB9&u)?V3JSJDPSM)k*}rh00sHvi))jw-Siuhju`|<KmhqLc*mEKcMRUu
z-9a&TMtC*4q87QSi-*w->0{Mx*5U2ahuo;j{7m}PWV<%LDSZ{{$1Z&`0jdJ<u}@o;
z)CuY97VLvp^wyBRc18V-m4sNXY6Tj?J_CP2hhy-7QVx}U4jjr8Q#aU$#WSqK+t~-v
zjNsKP3yzSsE>;f|J+QBy+<;sxc(66;mzrB{KWd6o6#$H`hg=yMtOUeVtvLhsWB~JE
zaBnq`WAK{Hle8V&Lvz=Pf0DM!1J?1a+>@YQM19gH`v*liEfqcFu~HJpwvT(9>u1LC
z84&9fT*A+uRJq5=yA=U@*XUO6VHu|o?rHCWd(_HwCODY7#ym|{m2RE8m3f+|Ne^b8
z(oJH_gIAbYx7-(;jQgma76!W_2#Tri{DH&t!=oxCIu+Jm-S7_Ee(|t_6-*RfUE)R&
zpic0xYdbPw7;M3IBo_`lXK0%e9`<RLPHB`@>`Qo07*)F!8rn4*<P53}L_C~RRql`n
zoIO<@1CH&Im064Gh5?Wo5Yu2}n}(Gnw7U4yTvl0RsER%w_APK%F&l}%B9w`@5SuWk
z4ex>QW}P(2CgU4AIf2SLH+cu<E}~1JRh_vu68&M{oCc*vlW$vvXEjF@b2>TiBja}C
z%_*y^l~$O>*0rLA3bBsy@XhscQvmW+gld4QBD^j_2ZeV5D5(pmb=2}!j<^8zG;S7T
zW6m2W^lo@wn?ju<e-*C-P+J!-0)!7a+XIk=LaKQM)Y_7Dk9hsA{!Ry=o(&M+>M_>!
z$*4AklIBsuYY}vbvqK^)mA+Aum_#CdK7dr4M#ym|yaGvos~r+~?FJ+)oVIM&S2im7
zmn~@@CA@%Mf2$P|Y2`pj^{I4ll<>;=AV^g99Rg|4zp(I91(iBS375AJNFv-32&q1m
zx<^TUi4)}}A&^F>IH;>6sdB(yDsST@VkKkY<cC}<0g{DEo*f%ITXJ}m9M;y{;sk+C
zCHWzTbb}+{7BcynDQ)USQUT1Aht2}D0AZ?4CzP(ITr&kI%e+8~W3pCly}Lq+myD7+
zHUNwOf1cOEO@eQ9ZpuI8OLz7kP?xnawT{x-hJauk9aH`x$8>!@sEw%d0F+53$x9ld
z;zN!|{L7UckrBS+^mH&7oJd1E84jB5_6aw%i*#9FKCE!b-;b^v*XR;*cG5T=HjdBw
z7iyZec<IFdv%hk^Kdsg<EZ2K~zg#!dOXZ5x)M3;=8~ta0GP=Cr?4+&+e#^gH&OT-s
z`!1tqI@$8&^_E;R{+pH2*}<-1q=W(#DeX4)u)h9qiRXFoHe22=-kvhFr4ju&yr8_X
zVi>cgKnhF&;bJ^of)Y(hZoj-_Z}WS!lc|OU)x|bKeY!4K1AQYDXf@NbgmwD`3)jn*
zGqgo|34!HJthuQbkXuu!wY+}=Q{O+%vX9eezo#!43xO1FTm@{0R0C>tXYe6sn37uP
zo|G-`v)gaa)0dZkHQchb&TvidUTXl`uFcMYp<hr921~YUyNi{z?vTVtdA$zyNGkg&
z!#3auJrq^!XQF1rts9{jAMUcJ#pmp6D-|5mb6UUvfB<~LTUqpiIJs#nQ$p%hf4Jz4
zhV{smH`oSku`;yl`a^Pb1-zElxCOeI3yW1RwLn`#FOdnOJ-mX2o#pfNIlFtwZs)Hu
zmg?JEKsb0a^*!URIJileS^U66=H;6r+}CA%lMwxNzA0z;>3Nxbo<D&%p0c~;T=df_
znMAGZfnH?WC`!Kd-W063$Ek#Y&R7FXRDYNwoPNz-UZ?1%7l@4x)pE~7f4_x6P>c@)
z+W^<44>@-+a9>I1Ex$ZvkF%$b`KIcp9L2f$wpxv@B~OoVbj61potH_9;w0jcT)E&a
znB%FNNgjPn;*(Uk(mIm_2`Y;CtxTdnT&{yaXflb`qJlB-K%Cg%Ou`bSb`EwhiBF3V
zI2)6wr8~NK0iD4ldIZ>H;esESCXv3i&ca?Mkv<xxx?&Q%1#|Rhk~g;=@vsPbvh9dP
z-s-LaK|`FAb4c|XK$i)P!PWpDQar(>MnJn-%nN8>4=vtV&AgI#4GkxpcnzA5J@U?N
zj6J{_n4pI}pd#<239aV+HMU1P1lGO~Z)BN&yGVktFrv9;q|eNUOMM{?B5ZsD($ur3
z0}{-77RK%C>u3t1K!np*IulT9H;vLIrsu`WYxXjGgb(yU4oA7wC4P8_404kL1(<w8
zu;5F?5k(!Jh<RxbdpRLDIfSK}?<U~%w1;JLnjCM-^ckH}MdH+>pmC(G&5h8cn#1L?
zTX{i$SfP92sKY}j?Bfonpt^Ga*x?aRHFPwZSqM%XF*F&X*)$G6mcU-Khv}Q7lOGOx
ze)6PM5(J1?K<9wwfrmpOHPaVTRRUD%Oy+l*`FThtHfeP-pDL#Dr-4dsY^hL5fXYQV
z(N6Sg3zwpi5wpA!{W!0=biz2-LA7&pjI)UX>h2H8;(j90@nW9*s3elCchK+%3K8Wv
z9<S^QOYl@U3%MoOZV%fBy%V$EshrmvT!dLhEuNq5z6mZk;3G164|EA`1{Lf;aoZ%=
zc(_Ehyiebj0*!hWK;K&ihS;*h0M5O|F1C<mKJyX{^xN`YpwUjvYP2Eaf~T7GBeNzi
zVu^_zH35NY@k;Gi8NBkbqD*>mtyam3KqLAN>u`j{=_1eb^ger*^zrR$Fo2QD;q=i-
zZlO<pRD-^$aHY%j0{0aAk)J{-+Kur%PBn${zRa9Lc8k0OM5dA?ke{7R<x$DdR^=gS
zR!?~d4?+3|x$@|y&9v1U9=JFD*X%Bzmxs=1&xhm`i#b<Q8H@;}VT(B%wvbBYTueQi
zE6{Y;+UuJ&_xe2ajm>rWG2hBOwh=W~+-m0ol}b{1cvz9pzyjfmR>_LAWW<hKH1Gkj
zqf2=dWKt|Oj~5MKWE?Xqq#5ABiB5S2FsN8Ju+NKI>RMlsP$57@f?A)fMXSl}-Jp~Y
z(CjI@f0$?YxNjo6d;B9q(qMWUhR{e?2Ot#0F-S%L^@mH=TF$T&sHTLU#Zt6X<dM}%
z7L)6!vskX~EG+i?>05@YHfEGiOz1x{R_+O3(1IQwr8SF1a{bTARetC&D=6y|ws!(l
zt9jI_xp$T(WWe6(vnyri$?oY1?G8}MNMEGgX0Mx`nCXj>7r?FQYxX*aNB&VPL8T;_
zb+tO9S>#CYqxE!_{&0y5roqE(nF+%;0Mu^MxSt7702;mCQ=g@SMAmvww;%(}6v7gK
zr>Esd!|){5{HPZX<+%g!pb;<^-D*G->Ogmz5M2zK+=&#ISgs6dcj+>D%wBYyqPQ=&
z!>d6R24#TgmW&NhuitRzPSutLL`L`DYDBp<2_ch;XekO5{+vF}D?J1vmC^sV8kpRu
zg4WNg<z(bbSipnTQ8TgMIU`>W^QY-!_BO?>HbtDtx99b6ewZuq${kNAIAl+3bk`p)
z=?)c_E$;41Og{b;X+K`%P)&0}g_yVvl>TrD>NWeEo98}f0dSBC<{|nZcR@JJy10-S
zX=Z_!2b4oWMJ^3*z+1X*CusILw<>&gE4*<n4jy8*!k)&Tjmo;sTT&TlT9q1LKwa=O
zD_W<Mv6B!KT6Y^9{b4VWO;3|vi@%<m$e-nAblCE+a!YtEs(j(++Ugs#qH*m+HXl}r
zENJXuWPmYgT*=5T8VlvCO~ps!mZ&(Px6xlwanf$moSe!`)NG*+DK|uXlS3OtO_5bj
zjR=iDD>v&8mxLxohPZ3?HEE`8LGq+?FD5QKuxJs%mPqZWK1I@Dw`I9Pg2;TCe2r&y
z_E`a=)Q*PCi;J>*+-=oU-zIAkD*WjJXUp!Dz{Dcn;qJXEB>-BH1IA<3`g{#cVr&a0
z!l^&(Wl*u(CYT{59Sa6cKytH{RyjA^$#;iX_2MmiUe2@18ca*86&<26KQRwPo^+bq
z=2zk(NACWgl?2Durgdx$g=0Mfu0QN0ce$})BB90&xd2ovb&DFV>{ixFd90fjb`?!2
z=mv_5+*YNaKU|WV<1$+Y=}KW>v^LdW?Z9Qx2^7rI^sob$j5PS^WrX~~fI%ym{D~k)
z6|lR-V|IH`$*00r(Sm>ayR8(n2LDKMf`D~GfZ-eu*P{BnZNRKr)F#nh5t1b|(po4r
z7Wkp-u?-7W6_l48;W1#);YXLCkm=D(tP-R@Y;dZ8RcS5)mVV2k{$?B136+IU@o^A4
z$nD-wEkl0vSKDz}<tG$Zw~9@vPm>Wm4+8dm^3w|ewq5zLGuWX3<|&{A#ZrW*Rm+_?
zn%h&Br4(|lvsnHif7lKzk$YMNGK3^li!ub6#GoN7J`6%8cQrpUGh0|mvm66QR({Bl
ziGMjN+GS5J;an8v8~!gu2*U03FA8P2gaMbE6P`p}+w?JlYG44tstomq4VDnFB;Eb6
zbY-Z&*}|zr7^^bu=!(G(E6tJ+WQINrgNB7O?FpP3&?L|fEs@)rpJb*&3_?a6Wgw&T
z6k*8Z&Q^iU(1;<(1gq=F2v{I8xw-j~nJO^=SuTUbf~#r?0W1)iG!K1>M@DJ4s1m)3
zM~TuFe&cCJ{8<$bB>-`<3T<l<r(N8?R_>89{>U@mI_azeZas?P;0Qv6gJ>L;r_QYn
zR4^$x&8zF&Fgg{r>3k|b<jS68n^1|fakX%v{{XkhLvRtX3|#U<9oNeYheYmI2aD)L
zQIn`wtfnWK3%VVw*RiD))Um}p_9W4P;|g>>0~S|IXby7_r-5``V@(A?Iqkf1R0IT2
zpGlS0@<<w;Hn0a_b2+;Ee4n9GBP1Dzj)7ZuW^y^Ihf3eR18HvEzODLR(&{dIn-Q%L
z!MvY6PGzFdlOmuFi+Tl+9_6<x9;&%9*}+~uSU`K2KL8m*n1Mwk1P%(QZWa?vN!d9Q
z9ev1|wNOA`US`?D{Hu_7p{zaPO{k1hoz-Dgg!hEB@J%xR(2i<(e+N`K&1TDGcK3wv
z@1smgcto5KZnr^8K{ruM0tJ5ex_qRSt&ENmG^0_AzA83`leq|uctlYB;Q|^JE8(o)
z<0H<~{W*KA+JXs~(XK^*w+)y`1lQrUkEnWn{PQt;`tmtjJRpQy8RG;tN>THTxH@Pj
ztujpx{8dYD%i73Hf3Ol+4vZtqf$1doZ6~r%D?Gr{Uf~aRyO1c-LQa2Bgw4SfFwN$o
z$HP~jB*6qSWL<}7;|i;++t}4Rzhb-0-&UUB_RUXP0gCqbSa=6!@I1thqIp=oUHxH_
zMNz#X4JQSZkLG6NJcQzeiF1@7H~wSM`Ld)&*h|@`#bafW2nc0tllpsYY(SXmfyyaW
zf;!+^gIfDfpp1}T(8&lAKtpBKx-6{IJSZa5c_KS!PQ1muP_E>I=jq28Zu5AlEEnqR
zs=W#wswGW4dwN~YXL-{Ak0T0TPzY*WIS!fdHL^28vpY0MPG`Bahf7jTsnG;wqO04!
z0Mk|*AeNYlvgt3+u*H!R4cS-$u6I;3-zy{+O3y+tw>Xnxf0JiJJ=z6u4r>?d5gwG|
z)P{ph$K(8Ej-Cj__}SvQG7<oIX6wi>O#=(57Qo_&Xb^uTsa}{L1d2AU5Kz8duv7Fg
zX(r-0f4K`ncAUHX$3<GUq4@Oe<#h(9c`l{f#~i5SNVRhsVe>>SXUIHBlBUbsOof-z
z-{Wy~0L!rFLp%;q&#B{*A99uDrGI`nx0xnlmXiMREl&DNL-I`?J8k>sMpuBc985c8
zX5cGpiJI~7N_X9pX}grpQw1Vyt4w1VZ?&p;N=4|zZnjB{ablN{=wQWb_V!p*D5f4q
z9X;HQVxF|xQ@0oM(D88tmX`;lB}!E@g{2LR*lQ=CjLrjcR^$<4n?Nr&$Q}xDMOO!<
zpvotOWB@XjFiu}t>F;0(<6##-v`$a}dcx!#VR$hP2|Oun<B-J6d3cw?Zg(Xe%u`<q
zjnjmez6uL@q_W#H!f1g~X?G0thc#f<(?x!GdOS@Z!Nnn_gi>I}FQFy8*;9G;$&b!(
z7Q*1!*n=WOE_hT7_>%WP@bD{E({vO9(mKL>F$v~Ng-Jy6V1EUo9i_lT!Q@M>_PHWf
zohi_WPE0Vhg9|(P113{#<l2A^s@g@bHm+aWolcUN`n8lDn%VQcbfr9pJiDfoulKMp
z=SBMimfzUU@S*;&h9__8zzN4FZTk26D;;>O{(b6|j{7hI8S)y2$SSYoDDc@c3IS0F
ziA;eFf&@gSz>=-zgLL;I5qTm-U?K{S*3Y>SAOn#t=O#$zDE#Oad!A~3G+QbDJbNDe
zLE%LI*FUR*zx`dE0z}+NmIrvY4}j4tcEffL5>1kvRSKSH?~_*?QWc~DgK&;j<(2TD
zy@(R>Fge^Vu;SdN4v2!Yd@w~k{_CGePvhw3Q(j441&sRh)kY?5VvSTJBNfPAJ}s87
zCA7AmWE2)xk(u{g7&HU9BnbMZSVZ!m=})7XPg?rIVH2WK80$F5KuIxET3$1dTu!XC
z)K^CE-EG&S6Z$YK4pl>aaNN}+z{Vsom0XCGNzw!@4-31CvPz0w-Z|vV!#EXtIPxTH
z5APgmlrs?(C1mtXLH1_nkU-TUyWGQby36D?-Xi9u8|L@3*>j!7&VBQm937fDFEN3z
zLj@cUbwwzTzC3t>p@4;Co}wAZDd+2BhlNOjCVv1+AM%I2Twd%6^k7*_Am3t;8;-V&
zNKk(~b#9)?9U~OS+t-pbae(&O38_<=iB`gVnEcSCh)UE$g%T~M^vpL~VBtpqp%Fd*
zkk3ixMi8iaU6BmQ=S5}O83e;YXe~`y&8E4A)1VQ_4Dnk*ThT2T+K$dc)2dRH6~)Gj
z*u7`BC!!hWqO13N>$&LSL%yEn_A2=e3FjBI1!Up-3Vg=#=xTf-z@+nA@nHo%oVm|t
z-%!S~oEF{K_!FwmC;Ax&$|~`dyDCXaq4UcR`Do%_4#V_V#HMB2!dwX@14tGA+=l7P
zAM<BAC|y-(a@;mj6_pbcQbYEcI<fM@8WSsmzOWzZZAH+X{-JAE#$aeVbuSLz=V5J6
z5a8J8%-9SHN|25>=hrkI)^N#)B*h^G;XQ^8fT5`xFFOh`Y;a)Sng(!}TdSeSvLT|+
zvII2fSY8rk+@NNve{d)XpGGw-CVg0gE2N2&^Lx$}^p;M?;EKWHY`V;Dp6(XQ<?Qa2
z0%zIDxPP7v2ZJm~X<P0*)WMoF6;lc`dL+WZ_u$hVwNQLkM@@g&r+C<%j1@;K2bbfq
zp!(V6y9~;1bW-IH56lZ=b#UKBd13)VH5^QaC)x36l3m=K2Y^BnOf@zQ-gSVo8JqPO
ze;^rOFqdj<(pz+Ocym#o;3r$Q?|rOvvNEKhSy!swHaA?MBi2f+UN#($s}}7PMzoep
z3tKg7GL7i3sjCuELG~a_T7JoRtBaAW`;HFDN9@xwnJsLDa$mI(yWGEKcXvU}tWI%A
zLiNWj<Z?_bthBoXM5Pulcgrube$Hb(0?}44FZGgoWx|L^c45N!ip}rm580xsh&4ek
z@0}Ex3p5W86*5L}^lX^Ul8$A!2Gk8<@DLee=a<ZY*QyjFu@9Ak3-j>hagMGExG@B!
z*J6ThE=te^dcEr(gg(RE3k#nF0)M&{T>z6#<@_l~+6dKFxBmiFQ7>ErmwtnBAUh!6
zMU0|ROMke)C8Gm1Q0baLf3br}aW<p|s@pkrzyCDHC2p0?F~kzKc~gFa`>m+D2-Vg`
zB`WwUtM>^MMR>UT5kM=ei7y#m+cS$5y#FT(&>voAvMSBvb`U1Cg5;r{YPX{+l0TrR
zx_)_(LZ6UV$q4I9b{HSXP+$HQdv<g^C1aXkx}LDIg3u@G1SQEgrDTwIThHjVCxdjd
z7pzcQ$)K+`%L!rD8kf1KwM`{Msczm{I~3Ixl?;|}|C9{YZ|{^0RxhHG5pK|yl?+<y
z?x7_ERC}pps4MdRDH&>uymv~5mT>Qs46Wb3DH&S5cuJ;dYE91n)+`xxwB1J~W0tjq
z?#)5b(seBv>i@fkO2!PFgi>pJmJCR>he`(Pw|7bgs~1tph?q=0OQvw<(NcOjeVs3=
zVooXDg2W1K0_}ekUom$u_m*_#Hl>*%JG>MAqOBck0%%mK$iN*A0-O_3f2D)Nodd?q
ze7<U0MAJ#dOJ5Z)kZ;j51;r%m5+7ZD_m%k64LKh1WdmZ+dz-|ktUO~bgFoz^?}j-4
z*3J3Uh}a<h@!Fi<p&P>ZXg<zw6`^2GeDRizaX#Id7?1c<cbR>HzP|?X`yn;kcD2(p
z>twyeFA|iT_~I=t;-gal)dIadPQ{h!h1PE!@HJPeZE!cMPXAWWfpc{Gv8jFI;X)%a
zXrcjg)rLg<FL6iHI=q2cqOSGDuB7q472E1GmAf36s79<&KX+}vNSwfF*nF%ZyC&*N
z5&s7DH^~}?UNly>j$Sk#wvs=LHJ}#vmNlfxj>Q^QmA!e^FtoO@y0KUTN_%fvLvARs
zSi`!ZY@Rg?KVolK18&6LvW9eVVzGwR#qqNSDxz(+M%R6bdvaiGDBZA2-0il8@o=%B
zFla#=3XtuHH5j%aTZ6F0vo#J}8w#lJvNhNoSHTA_YZx1fvAT6O6yxFVV2zz^D2!}j
ztPyoXIdE+#Yp{kV`h%uenupj8iT%JDwt6VW!{5OgJKIp!V2!97O4&+`Ij`7IK>fN}
z!(G;oJ{tyW1XcCBSVMn!eb(4b*C#5Asm~gOE#8JwHh(f$!`@|%<|taGq7AMd*m&@i
z7^1xnwsaOfI1MZR5k0A}+wiJ6<Kcoi3UH`=46-!{7?Sh#O+C>Bw@zF`K^C-~P)8yd
z$n21_5ty)S!#F(x(GEf8i)wW8?L?kMQL5HKd6&*8W>||cgx20i#sIKAWen67MP!WJ
zJJ|?hc!GLe5pd*;p@-!x+)ulj)zUyMHjlfmt1$@JeliA-MP!U_e)Pg*4D$?+PJ2UR
zxNlfXy23l;j8WMV8EoNX4E<ppT<BIp!1k0eki(CsF}k_aYBGlXj<v#$qI1eRW88WI
z8t9>;xhBWo6VNaoF8G3MycM<}D}&nm>?YX7!37x_dGDe6CeTLGC-&Y$kXF#&WoYn8
zu3{QK?&ulbiLt=;?Zoc58V`R5cL3V{atDEn=b!Y7^L)C0vJQ86!Wumz7<&9YVGZNq
z@8OP}MnhMMEl78OZZWyT6%GacYwHeAWTR)qLyz^~L@nK+Km0x1vD1KPUG9h)5$(Am
zqF6i^cicXvRh1BjP>8!YGBm|GJ2d#6zCM2pfV7huTXFbLY0~O(-$13^Rq+cOjGA5q
z5UPE|?|ISPLc1VS4_o?%N1=>xOd-gEQ0V?wbq_-VGIg|0D1m^`^rQx$`O}{>G}ptW
zJ&P~$IHD(52T=Nb2Vt=~w7|1~!iRRx8y)h|j_~8W>QVus($+5(Ag@C-aMoQ8v@PQB
z)q*V`qy10yM)7-XzBZP!R;7tkm)gSxODWibTn-?E&&Qkfg&>n%nk>s`JZwQ0WHS&l
zw7jb8Z=m-N{nbJC_>7Kb0XiW)JW3Dibv}{3ed@uX8|@y^8SLp!-W%uVD^$3*RKB9Q
zb4E1ysyzD}pc%xg>}|IoZ`5_5LpJx2n!Cu>4tP66*|l@RC&L|OD+chCavrvSZ}VJ$
z(L~jlnpk^BV=BE0v|vnBIWkCXPCh2bWdHLc;nmHl2~*43k;<v^?&-d?#oZscqAzbe
z;qH)_fKCaHUT`J|YLQ4+J{p1|KI9}QC`I@4VF6bc&iHl*phAl*zKaI!55%4ZD)FHk
zRbHtY+)z&t&A8Ms2%e>bmq_yHVy6;~;E_>G{q%yVXWV!e0#E2=oqF;^JN2lEjJSl2
zE)J|zf>>1J3KV_fHlY-HP=_UiRZ~_4)s%f~r7V1!P<oi`Hi&9X2n3?pZwN9$K9?r6
zdYH-Spl9~_r5V!YGvY2Hx)vQB=U)D(pnTfISti~Fm866(sX=%V4Z(lDb9xw@6#eRL
zs~$dfMK7ke6b(3^(X2V|^yg_|n>KaVnZjumvlHxN4ZE2S7eoiQixzm(k8||5hAvy-
zb2AsA+w%Q`I=(N<kGKl07QpSxB`qtd3&FXcr>}RPY60Btg`*zv#QNp!k-D;oq~KrT
z6Puy32LI|w1(O90>D(dzBClZVCY9O)_^i8$z^w`A_wp|Q?l=DeU_|~cN`1G+zlomq
z*em`8y8Y%~0=U=wO912XZ&IXZw#UDEVrIYi7slyc>tFOP+;jc~z=-@?nD;gL7jECm
zzHIsIUvzfkMF~6MUxv?P|5A^|DEwOoU=;mZ2jF)3x3Iv_M=<+@+m!1dLuk5YToX2+
zxJKZ6J<Fu9%unlC=4^I;$%<l`GkiYDie;JC0l43iwROvUZOH<%h>}(K3|o^d^zho_
zJ&Rhg?e(5T0QXw52;hG1S%fT}WXbMv*a5dESy8;1&@F-bkL|Z)#qwtAP;gHr3#5xE
zS%se!C|TknGLgNnD#uE3OQLqLtU7%n0-cWL^?LM_j06GaeuhHh8Lk{F@2K{ee?YbM
ziY$TZ^RkUJ(-K*aszeiACz-5O{DcE#-|G(a3wMBehaD6Z1v21l3)Gi$Th6AdOYSSD
zhz`fma%p{Gmxbrj<P>qZ<V9ZIbSLTpz9wRl2Rucllq#gSkxjoHBdkXhNN-z4{d~P;
zR2)s$wvD@m;O-8=-Q8tycY-@4xVt;S-Q6v?ySoH;65IlOLvr1=*7Lo8STjR)b@kro
zKC7pD>getG?Zf*PfaTLK?tm#S(x2B>GSbF7Rp&&`+$rSlUcr2ZM*DUBUtVqw_q9Q4
zZ+NWJ<-7(lctdA>xey)kr$am~Jddf}yfQhT8R8q=+)s$4&MR}tWPZTOIaFW$hULRn
zPqC2q@H80w=qv_X{_*&pH6vLn{z21ec(9LLVSVa#9Qd^fRTG9I6fu4OBA`Vmb}NTJ
zH5cPHLJrz4-{N3ip~e(zL`cVpH4BfeieYLJCj~Pqp{GQMgK$H~DJ@$^5243#@+9?u
z2_H;k0?96(5U?e550ZvJ$-jri+4o_mi_HgpY0B`|P7~H;MwNzw1ZMu}{X+eCn1hpp
zE7!v`Cl|I82suj!ojp8ExC~7-wdF+)eS2&s_m@|&`Nh)~NGc^F=jVNLkMylB@3Q5-
zZV1JnjmTaJR2<O3{nN#11XSuj@8FZGpch_2&I!QE>yt01&(d_x0~$LdE`yid`Q@{{
z>K1#nB^TQ&>{%q|wNNnOD=Snz9ATC4KnZ``tzF;jlN&%zfN^<YSDY+s5gn3Zpxem4
z-??Ow-u3s@l-Z^6^Xd^>+CFPET}mjQ&>zenVO&b@mu%fclTaDU1k1IrUlGa`)m>#$
z&kDE~Ddnkr4mF^O?;l`sLszLw%*L>{rOyQ7XOEYrARTy$mKyEb9RiSwW9xuVhaDIs
z(K}ex;7wo{4&Es6voUAx<@@%wk{!wLDSV>vVc>L!>&+a}{NdF6iX&3X^HSjLVLRlL
z!l&z)_g{7bf7)og`&bxJ{u#675<xs+x}~z>k*75HjR9&{-R$;tFh*eZWO~rYiye!j
zDkNd#XeYDna7=ZQAHj#T^zC-9!41%Xgj_Al7z=r^;Aa^yW2d@dmGsr(+Yj1XgRs}V
za3q?w+1P=yP|D>pw0UPay6pS?A012tS@+ddj1Hz|1G`l}uZL>W^2dyEw}*{2Ub)(*
z#4*)Z7WO~&)#kFJpWx>Ql`lm!qaveqd!^xA{vuYkV13<dre$7B(^rkr#pS=vJa$Cf
zD#as6HgR=wnaxJ1-=%@s1XpH&Sy=iY8*ID|=c&Zjc5jeqeB-OEB<hRu<Pjsp6^zUY
z&c@xzH6bs)^s-xT=<4kT7=eBop&XP&!c(*Iug}#8<mPmj7`NH6tKSt=(kB<t+mx-c
zrGVrq`K-t0)*a@Y#cdX%b`DaLkOp!jB37@nk&(HfgAT$Ara2?i7wy~TKF3kUy};Hh
zoe4Zx0mdXaK9v%c6Nj!k2y;}~uEhnrgG{DKn!6Qi`L4L*A6)kPINk|Ql{<szn1P7L
z9NdomF%^N+KE_X#=K=@EslN|yaR<U$`p|@fCr+F1emdOZ=CK0*fIN6Wu4wMG->!|u
zZdG`f5BDyAR@Uw+-TbgtO|{W`i|Z7n)2Drl3$GrsX4lfY@Wmz*UYPIYfY`TcOBlvr
z!R|qErTW{;K?A0Hus1v-W}4bdFmlp%<z4#K_d&?^d0SgF2NzttnU*#=G8`{@w)47Q
z8*P=&A#7`v<(UiRR_)(7Fj+7fr_7w%qN>26E7oW(UR;z6MA~c&mTh?!Yy!Sd+XQ54
z*)nXfhgvu1UNKkMg8NdrYAfAHVQVjZdXe97tx0c5*J8}MSjN&@vKfDJq{b-U7{p<R
zShMj(nX&CVVmfC>s2<uNS+)_Zg?7bN6m48%^w!xB2QfNo0#_feTzjob#l13ZAExGX
zNym0tYqedI8lTut@PAc$e;<*%=8Eg!v}~gh-qJ?z+JOiWn!l!V+4OV4rai2=b(RI%
ztb=}-ylK_uY{b6ZhVqgf8Ps`WuxOi6r}C0Li_rLzed<@+1_pBn+vZ?M^Wa*Bo71lz
z26_&{=$0pX*KtJn4-#FiMz)il)HLGW1ZL`aIJx=BtSnuzMhq2Mt$ioo@OKs((Oa%5
z$Ck7Ex2wauO+SnK88&8cmBF`WBym<v1$XW3*^4c~Ldm0F-k28B&lN(Mi!<wZmT17@
zg^-0nON6f;xSN9JF>4ORDGCt-f2+T{u{W+=3T9N0nV<ME;QOdaG((gbaqz>mcqCJj
zl}b;yQbL0~gDQXoBv{bIMskTa`Ae(P3f9X$B%GApG(`FuJeofQQgiHiK=+KPxx1L%
zz^W1A5=KjO-CfxeF;;N5%X~xPh_Q2eR?rYcak)ZrBm;y#oK7A)=z=d6YD&$k8wQbD
z*qDF{g$`J0Jg1^DAsG^5o@7P`iNdHhwL@{p_n%3ejtaYW4)~nn&qNNswS=f4B~hJ2
z=XyIJM!@G+{}RUw`zU{XKpq{Ab|<)FQ1&yRA9T=L63+<sk{pTXPG|>ZKGaZkbd4XJ
z?Bek97aIACDQGRN;LM8FM4+HO-wh8e76JX}N>7a?3o1J9kxPt#{$&l8_k)!bNJ=#X
zgnMAotZ~4jdDQf;@RC{EkBYscrG7=~T^ApltjPJgk@Ls$($<n-yMH~s;De&$Ij=5h
zAU#c+^-JR=Y~S{uHi5zpNG&sTZ<#Zd)G{!h%h8!!wAVsZ%lf0W9CjC@qul;Pgmz}`
z%rY6$<RsaJU`a1QkK=T(rb~$s4L}YBh0KJ=L1(GLEeZbUoCu)H>YKSpM8|AVXtHl$
z%0!zT#yejiu6w<`wdd_|qroFnegG3dA@pNX1>HUzigs`-&#E+G_RrQnMv`0<QGDv_
zY{gJ--qGE$5yQ243gKVcF-i5P8(68yeWrxun?KJ_Bd}gLofYxXP|C-|mLGs=+}6(q
zKMzL9?2o<`f`?aTi0s73Jxwrb9J}q&);V=T6@IOLg|$l}4#9M$p!GeQUb3b{CgZtC
zWE!#6Va=}rorH~+7`!m7+fT-Q-aDl5A<&1|xlI1#)?d)Z{Slev3C(B+Q`^pHJc^Qt
zWAO4UXjv~-$kUB2&c@?+;4y&<7U?O?NUi`B`%8};GD;B$V1^MMUs^OX?$AEhDGWut
zIV_Ps3QUSew8_w-f_Q`8s*=-d_<o}tr#xV8O)Ff?C*8%%T1dY(hC2tM5}CWvjTt@~
z67@bmh)&U)z|G!`30prc8cnZyFlWE=YVEsZ6)!D+nn}Reb$R`EKW~Xu52XG#Cx!0#
zxLlmU;lhjbZcl;?FPIhF8m_O_ZqK7}m2FUY_n*z~W`#+e6Sg-(!OY2KorHQP&2L_1
z4_sa>8Erh~zNq1ZJxed<e89_&RpsH7e%!ZPV2!s{i4jNR%zZ){GxQwmB_>e)(iNM5
z20_!kdA4&WaPWKsI6qkL#kRlq8_x8*o-y6E^nA2k7Z5niq%d&uBM71{DX|lSHr!>(
zAZ-#>n?U$h=PrIWQg4<Fov<!)3Pt7NXJuY~JCemKQx<Z!npTy&mXzMDsm15)5j7Vn
z)hOq-SVquR&ZQM;9j&ST({K-}=k^-m+-MrQ|NFdl8HsSH_0_psa4r6&@Qyu1(Mgh;
zZ%^%EdW6k+i*K#!XN3d?7N~&^I@*a!CaTL^;jNEupVl5OrV6vKhQrKtuglc=s1C@w
zmjifn+-ENQ+#!;qU5pw$VCDeYw49$B6P;k=1a4bL79k<tG#b%pm8%y4Du)-fZaN}%
z!ZJ!htwSvi2;V=@i@9tNr1vo0P&CXhTDF2WBvR!^7Zfr!eW2c|Oa}9((ki1PS!zsl
zt>KcDv8i<K(2^lO#FLRx8gM70Ux+9!EaB&gPCl_Y?U(XRMje=5TL8%8q8j6Bm956t
zt^$^`R}%c1&`?BY0H)NOa{x(;>cYY%H9^J7!dQpM!ordz5i)u)@{e)W)F(D562LuV
z3jzBngo$fF8;q_f^d$;UrkQ(6p9ZvesZPZ)N1guyJLxafAt2QKjUy#vc%-2PCo(h(
zz~YWi?j4@l0bqHYI#8$3iy03s00N1ElWBgc7LBo}JCw57Q0su<$;k{v$QUlpG^lj6
zpqb&z$cRPC%&;x3MQ8CeCekyg+CW-Q@8+*a%mD6M=G(Mr^mM|jdZJDL*~+@q+<{t_
zJBuEji9w8xU?n*mErrI8WGj-s@uelvDW7Q<u&@?MJ2aG4F@8yY2^<Y~T5>o>N^ilg
zMQNx5^*B${`zF#E4%C(X0#rjG9u3BBp3XsE$h3h+arMCHOh+G-OX}u{#g&%ayFA0o
zkHb?%F9u`u)wA@wo~2w2^8JLJwoI!vb=!&F9AKQp5%Qw)7H~Eq4cuO04glO^stetp
z(OEa0w<OXEi2^fWS$qo&MR;=EP~l?5iEJ}rilZep3&Vi(1bgFq7+?q{{u$&7fG1Rj
z>pc*S+Vtqu3`wh}g^LUC-C6+K1xK6xjYF;V`@tC1n>YPe%Uyt#W$EJGE`Z^`kHvW9
zU#YRCj>MOfnOSz=;}=Hh+qGKR1)N%zesw5S`_pw%;m$xI<Ee%gjge0HGF>t-gA$8?
zxE(-c)L^03-%!${e_{yIl&CMv12#SW+N9Fof>!(0<b9+ItL8do@Bhxtw*YoZJ^sIe
zH@Y0wq5<fXHO{oCcsx5$tAjy^oNASE*Bq6dR4lbZ{wMg&XP0itT1x;>nWz8~vk1y3
z#pAjLZksdgwO<clP|bHK!fWI%_A5hcbNb;Lyj9605KKD&8wp_7Y6^jOz{8in1F8UY
zy*}<0m<!gwLk0@eOozsxl%t@K&Y{$|ha<l*Z>X^5z@Z_Ll%cUGdDUBIw6t)%MFr&E
zTKql6jk~}j1d73Qun;WST|{dXH3bgKlSPZhT?fvJKthIV=RMlzLxmYyqmeR@_ETo>
zf>z<t)A>^k|BszzC3A;jru0tNzKb(?C?wbTeNSZcL2>!O7p@I0Xi@ka3_!{C7b3Ca
zr2K9CuX2%-5d&7w>}A7$Mc$=GO=oo96+hLX6vS!SAq2srt}dT3IQpN2nrqQ$>A)pK
z7Z;KY7KRRxT9ryVl!AZOk#47paItmxE5xYN;p*EW+B=iR<Z#UY>=QT`3Ven45;fec
zZB!{}nfGI1Xau@VssnYARa41(h~C8({*Mnx0AK8xYrz>yM7#^lhFTbflwrYPuyFA`
z{+6HL%en01KO*^C$;shZDZL%We?}Dz>^%8>04M#xqdYQi`s)#6?`=rf=M-?Et^09H
zMRRIN*WQJh2^1#xUttbm{{IV8la^uM@@k%K7jRYrsBA&=sEf?<2wrSN1I`{tIQT)j
zT;Stc&4pl1OJ;NK;2zq1t1iiAOMNVO=U3z0$;rJHq`(sTYX{cUKs)%WINi@WWnR~x
zeAJPQp!Ofy)?#G1_7@^$&Sho3Ih1DpDS?W=P7tIyGzXa31+YF-X^mp1aQ`x=E-qu-
z1qhY(YK3)YRWt#0hvw14ZUeN0MwWNIE<^zxYxwd{kpms;PkFfjgIHJC1hfts$v^FY
z%5?pc;<g!}lDM+|JCIfHSprTD|JIq>yDZ<cBuPLh4pauCD{D;5U^H$DuzGkqH?@F{
zEi}gh923+86fZvl&?o-o(*Kdbhlsy^!1q~a^zf4F-MN4WFJQ+&Klp1MfBitS!W|f<
zx_6&FsYL&4b&V|A@2P*!Qf~eV065}QXI^cf)4*LvR~C{C6uM8gBu*tesv_a1Ih5vb
z)-CKBE2tg3`*94i$WYy%S_B&N|7POdn1NN2=}_vDcNp?l3GedhtpIw^f8<4i5mWKL
z4<rs?IYqw5<o{VtEi*0ihW~Ae|7QjDHSPeaj@-6@DW`Fd&TXzN<gH%>2C%*<>wV~1
zyL}bF&sIm7N`0Q2ee76$_|CTp`WS+NZO#z#@|S(gThXgmjO#nSvnDS1LNJ-?stT8{
z@8T+(Sqw-{T1QTvA3`UL_8-j8TC~DZ`a@-I@f}LhB6s<R4ilGvru_<Zx-3oLl=H5<
z#zgFt)ud$RU4ZP8wd#Al{wrBt5;~T0e>AoAFN^b?=X58jp)9xgw|$*U14T<M-dJh*
zXIlBks(*&cRF=MH_UT`{fQwC=F#q4JN<rN1hIb=?_4!YbpQ2ml-L+0Q{}|yPUmze1
zjz$LtJ?>qmKr8yk92(JxLqDW&Z<_1;Z45jVv+pY1o1GuD;p%}B&HFRO{F#k3c>k#B
zf7$}GoqF5Um^d~yFx^Ivo|j(9#h+zSK6+`m_w|1^avdn_=DfhmJ`EhN#ZECg)H!pQ
zh}9OM<>D}^0IQEagcOZYoj%L|3MyTZ7e=b)W9KcVE5ssoiOg}>=6pe<R{<t6w5reK
zT%iFOym|M!>M}oVVD9B}UUo}`L~pvGf0@fHo%DX{bEp2#{Ccl0j3Od~s8b8a7!5pE
zxLfkWE?=I0)p7$v|8tIDg#JD+nGVvp76Lt)2AF2mr<vtApucJibfcGJRlT3>s3PnP
z&@ei)0_z4i%tae&vkwckg(twz9N!D4!vAkj%CRcY%kAAg%_>L&okkY=x29g|2bDzH
zGWJ}{^aLB}AyXcy9=BAiKY6OXKqBQ@EVjH1vz(f1Sw6F|W@!Sa#SgoH0N}aAKLv|J
z<xo1O%*L>P{h*WKf%;yq#un5Fz|%CtBO4FTDro_PN~=<Q)hD3MHv!KN4=#Z=|4$|z
z1_~Fs*IbMS3sc4Rn9bP@-Yxvy@&BZAyk)-X@2sU+@jk_A%7}%_WVY-8+LGJ&v31$&
z^{cMnHIR`K3nCpo+m<X}z3t~!_^Q<;6&oRWChead5>R`7kV#Ctl4ZjP!38ZSF%=Y-
zJ)0{fS1NClI3kq(R{U1_;1dE|V(Yru_4@12GFy59&S-}>h7LJ*bUBFvnPc=+C>ha=
zXa@16pD{Rx`D23%4_6y4KHmIoUyBi(_>N;JC8FxbdO`;OS(&yqJM_NlcW>i$_1rlo
z>1Sf0Aocc7SZ(+x8%X@L3FY6|R=EPLdEoh=!HKNhT<$ny+%{_!aPb`sS=S>K;#jZT
zX}=NeXgYxl)PDc!ODRry9HPu9^3mb-vgYk_u0LFHeEn_Fl)>L=a$Wpr<tpHnY4(0S
z@v_I~5Shbqv}(}ee^w)FM4s+|dU`qaP<cD9@+x(jqDia=D`j}M6AS>C7l-;^vxcV-
z<6Z_P?No*B_XDr<a!~YLJ}Ttzrq7+3IBy8><C-0&P>SHPjT0)x4#X+&*ec)Dm4}n`
z^1$8F<w^R(ocD<_y(zlIqd3)|b2>lsfP~x@AbOSj(4ddZMP+;z#!G{hqpr?Dc{89@
zO(=0TupkVz4AyfMnxB2yqEbR0=2!>M1CxM|=cD?bG=Z8VyW&LzB)VMqDkG0>)cBVS
z+^H*ke0!UeR&26dmKD&|2|sUha1--L%8Q40)bsF3O85y?q-M<P$<a0#ooD+zM46v0
z29}%Op>=U5Vl5$6FE&0QyJ04=fsN;pKG4y7x}0#wSBTZPu53_Vd57i>xuy(73FdV_
z2`VrXg^pztApKkITG3}VM1cBU^s&rHp`Zu*^>k$6@*yBK0J}Y@!91-k{(RyNz2@RX
z1I*=ODM70HN1Ls2bq%sDht0ze<4A8!w#&&6*Y*#%c*e~(X6QbSSF{M-WwprBNU2ho
z%s*L8&bEWFRvReBZfyx0SEfNN@$xKdDK2wKuy$iDnxnO>t?!_qN7DJmmNWKt^~;MZ
zp-)AMHX7KCjB^V{s&{jBY>-E8kMyUP7iBF+r3e^Zm6dCRjI{%@&ZM&aEoq8SlxxBc
zhLAVm38nT@(bWLWFfBhqB)+%F&Vl)$@H_&3U=A%MjL~-G%)YAVOCgj&cb&ux44Y+<
zr_8bY3+kw0t#O$YnkJwhAqKSs-0#+xNs-2@r|dMisVR8^mlq2&+0u*uG+j!HTQNF=
z>#cohs0q)2Qm{pN8M<8<wnX`^&%3#0b}uu%RYfmf6ZV>gM?fAD`6_#5Eu-LtiCC0C
zNF(!;0xT*WSM0I8K#BOxklf!Xp6f%^B#wGY7s61~82mJt5HYP-6;$!hy7Dmx_Lfu=
z8^dxcU-h_Lh7T0LTb*2nSf6nNrNU?)%1vZ>3`^3<qhta#zn3*M{nDc~?4`(3K7R6?
zPK~7cx`K5x1;z3CWkeE1R%<RQy*%Mnv~gS=<G0w`PGGN0RF7Q%%Q+=v@soD~DWkPd
zq$02FGlS2W2`d2-<K6xvmpzqL5%0yb9MfBG50(x`IfXJeY1Wo42L7W2>$1a}`|?p=
zGoD`gYZUXsiGJEgc}v;l$2A*SPS~uPpDA2*>8HljZy6G5o{@yC_+1(=FctGCO}!3p
zJ0c>tX1{PByZkM{z1v9At^lf}DW8()5aPyBTlGZ<u|D=xt5e7b*pMEkm8hwwJI9_=
zix?|y_MH%N>l5o)?I{n35)lE4F@KJ$rhLUz*4=kLXKesb6cYzovmBLpFOE-E`B-!i
ze)mAW>meBt?6g@OpgQHX!oJHuUPCP{pLPf!WQUT!d2DKzsJ!u6gTnZj)J3U%f49Be
zbH@@ChSL3}D=)fgsWD~DD2|2s0eTy>^XJU&j>y`u5vV#yn25E&9LSYyRDu}2&V^(=
zmp*a#aw}dU2}3d0TsF+%v<`TS=YS8};%qN84l;g2^eP`MVQOTyNe}WNxc;Au{88JG
z`>6#5noDI^v^Vz`OWFf(S2PJICsg8i0?Wt)sS?vCwBqn=m3vGrqLxGTWBQA#(V#I}
zP~;a{e46@f!Ms)ow1pP8M{i%y@>OR$v}Q^j`x^7E(XGtIE*ai7tE~oNT^edY4m+N>
z9oQ<KS3ET|4x$Piyf-+pvu=IrZFDjKJD>ATAb3c4+q*bW1*FQL8DV~<u-&Avp_x_2
zNlK4F(g-1HyqY4uT%f%4HaWCLkKVISF=H-n2f;`a2llFpUpAaR|Gre>uKC{ab@kHa
zwI&p^gHV?k!akT24jSYO-J538Cv60^+xFisv<n0!S>g9f-i(CPMhxGy&6y-`V<Pn1
zO4Wbo>FHE{wN#yNT4e-_IK=o=y|S@$Z1{Rv9nYnduBpUKnE?&wk%j0(ki}ND6(g_2
zmowZmaciHE`Qn)z#W1`uoVJ+L+Tw78QftUpuYt`>*=RME{6hp6j`1@{I6XPGi<Tmt
zv<puGq}HsF%<&+qn0y2r8jl<=hSO96mXU%gEsy+p?UOXa`0euXLVKsm-4Y@iMhUm|
zKU|d0^x^YV75Q}1t55+H5*C>mZ`1?7eyM-!paMl1t`KM$Rebp|6yFpB(1YmSNhq@N
z_m6R@`R(qw0Vg=eE$voT4~9r1xG0(cmE(s{O!ur76nxh3bPBOb25R2TcIybFbg8CT
z`4(aO7P%!}IaboFN)EzGBs^iK0P@))K%v+$51*b=$Uf$&P>W05Q*9T1Q{5x7tH&q@
zkz+xVli;cI^Fwnnfn!tsu^>zeAR47*LkzLE2gsBg*lT6lU!aURh7Sw-?pdD?lPom{
zQV2SZ_bDYskg63^*vL;lgTi4J_s6?SLzY8iY7@%(cFLtmNbzNYF)Fs+_CPRBY%66x
zfq{Iu%zsh@;}rj7SbczLlxjfb&9}B-2>}jem!*a*f3-F`>{&5i*~Ulc-)%cpPYEl8
z6D-)gzv5xNn%L5##W<Wr1|fw7wh{gLrvq_KGGZOD1q*_oZD0L;3yMYr^h$yeGSjSE
zZ*WMdb-{IL&CTcLZ3}LsHQwgU=i)oZ3e^nAt{fbQ`apaEYJc#~tqLe<FumR16DMpI
z-BuZ0n%|4if8iY3sZ~pTD8gBf4B1~pBlT4tzLyD#-H(`eO!MSjI~GUil}CAXF;mW3
z>B!#jF2%OTiTqT(-5)LSb2FFI&fd*|+x-g*hUw=MqY4udf=x7Z%a6r)=ph!+&@Vj(
z!;|d0azVMvJZG6Z;utNxkJ0+Sb=XucJw)miJu_aH?+(6xE!0sv<lXNs&=?K5iBvd3
zKr){2h1%>#NUJp?g1Vc`nMM(!ODT_F4rBrOk|%n0fN=Yug2VN7tE&Yo%R*KcLFu~I
zv*!ABAt^Sn9JgZN#|gy;kxcnXTo_|LSy5+mU!O<lx2z?!k1%n&JIz}kmb^VxkOGQ*
z@S!A@{KALt7O;C)oKZFn70}jB-uWkDwBYnF0Sfgy1`?xRR)ynwv7}MCZO2}0T)F#;
zB!aL_o97>?L3x4PlPk|aLdbO~f&|zAzjYqvLonPO(p5d8J1>=xgubg=!;?a2mr8@$
z_PNeGcH_?<&{IsbXE~(rZW|PUYy~wQ`29Y$c6jfw1)_=MCA%G)y2Y!8?2`}}LCxQv
zK7(m)ZgBDqa{bPJG<bx|!1zoxmv#Al6w%o>r+9+jv=o7>CJ1DL0UhcDLXvv8>;p*k
zubCWPk=Q>36v-{y%Q9h}$FNxClZWO(Rl;ESmf0L|hm%XY8y8o1E&_xe8cSDEc^%T^
zd$f#nm4<n!(!CI<3Zi!$h64JJa{|C)iQ-X`71`ubO;Fs@V1?s?f5#V)Fz3UV!ubxe
zIu4>nUP5UgB2bFtcb^D}y`RS`SCoA4rhcgkfQ4I4e74ji4m*9^aN}I1j<<^-sUuS5
zFaAX2W(t%`QeV!NRT*yYC_ey3N#?;iiO$ruzOhD>-bgd+u)nR1mxuNVo_s=e3!bDi
zB#eeK>!Ud@Z`W@(DyqbYBCOZq>?;=7)?tg$()eQMeUoii=x-IH7B+lUw3HpgA`Ku$
zIx)~xUq5KKX2Vdk_3RAFaemNZN3<aYyIY)Ln|z41$X(&o;BpxPAs|EhZH7cpTLsrx
zKl?=;n}a<Sl0a;+6|dQ6Kxu?OTKxm#n;MjX8T%3m1_iT~eDlL}c!dj>{3$Wdw9}^0
zunC-UzUE~vx~7~4@J?U$38FvwbqCIWFeuatlu$kKBld`Dz($J;_PnE(4jMnH_B#mu
z=?=-GD}GN4Qt;P62RRsGXfDA*l)6aIB5M1-3LUG6kfNKB-%;eI%DvN2rW+&f*sq~m
zK@H~M%K(x`UpdtQhE-E$e2g=9ai0{hA_c$q^VX25w&$8_p+d~)){vRvE1hwp9x~RX
zrbYKB+z=mrBupSXao`vsTRxcUInZHz%M#lFL&TKL_RR!A!bG@k=KYy3w89_TZm=Vk
zRmtNIFTP>edKP$umNs0ZQ?pR(vptveI<VPdV8#(>kGhfxKXxs&P8Ql(%#bQY9x<MJ
z5Mw~blSDUFEkW+&<o|&AJQu9Pm?2%g?|&?13NO<VYAQ#6s*Pwi9JcS;12F!nHvDk`
zk|il2h!W3aH4^>+Ade9sL9FEqFaCSB%rGTwM>W8>q7Wqc5LN{rmw=~oF>mk+F!Z!s
zT~b@~-^i3-{uE>Fa@KV|b+!;v)e<cJH9yFEu$q!%dD)(F(#kEg(TJV?A*Rq+Qn`S?
zBU2J01dtPo{j1|f$Zyx;c}4|g>rANv07~5FH|w#*4AV)j9aGkY813sAu#8$3P>X4l
z4L&=p#9v5=68vrb+s6vX&cTrY`)I7}tY;5*e(baXa(KW?B@ogU$j@I3j_j!9Kd1bk
z&=k*;uVLIC4SI}c4<;pYAX6GJ2F<%4Y4$mQ_##1ewr=C`=#)>ZpLnt^Zg=ZGR)tq;
zlk>ACQ--SKV0^cKJNtTFH3E!1y~@~iE?FLCGFh(x@A{rxJep8qR3Si?MiZ-t!b#)H
zKWQl6q;94ZfOO<mO{>oz(=zMO%e35v!K|!cE30THO2mB~ve;+eUE?Px%lIOn4KkMG
z{PnwRcxgHv-8NBzDo17Ipvy)erW-_cI2PpT$~#G=E-WL6ifct|=b{>(*`Hy!#Y1QP
z<x-tZMdS$+GDTHI1Q8-6cN}=%^`<7D6gM}`w6s--vG6d~_<6BAYkY%;+b|N9H1}=~
zuW>sHf#`I|6n`u0IlsG|S(d-^jPbA~k+SDTZmMp_h^SpbijSTPr0SS0M($3!xBORE
zuWL8$5ut1lB%Ps^mCTVOT{(PckBdxFrN7GyUhRSXRpY4H`BzmT{#uaRkr3s6_eR)V
z;~@kvG9q73td4x_C*r-+lMjeYU+xNUbd@63=Lh<Zf^TY1*iYC0Kv0zbjX>#dmdTd&
zEd%kKrBvvPJ!+J1hkX8l{++F$T35-(n4CBnzHdjNG^&8y#0l9j+pjC9kLjx*b;u|`
zbhw)77$w8%J{JIEss_pKGodJpzj`$tr|@c<1|Q1L?oM|{aK~Drs>YT08<`3EW<s`s
zQUFT+DY3dZ6fG!|s@0?~A9gn{*19(09##j%HJKTUs{<K*ZmZRR0PJ;2#jbWMWo|+_
zT*8xyk4rvE3uR1F{9dEi`mT-uOZ1elMlsP|M(0dmHeab@Ou`phu)C_6%Jsh9W8!s@
z?>BCt;d0$fU*#^8Xy?BDFgU@vX4O<}bNNbp&8n0@FwScV7RH3EXK1$JsBh1Fk?*R7
zbp{tgf})uEG)c%QE5KU@$Wu0a**;X$YH5kJ5&F8^14jY(iK9gcf)Rqi)kcB>A%K24
zdau{;5Wz;dw~v2fmO5%S+za+6Y`$f)ut>XEK!#AGUucL^*(g3>WB)R9)VRA=x9&i2
z&#crIi{if-DRd0~VWeb<_pH@)i^<~I5wjc0<8Fd)PjFkr%MEfkJN8m>s*dn5e)*sa
z*Ci9^<%E-nBS!<FkAmyP80*k}d62l^R)}6y>r&Y-4XH8oH5CUPPOvjv5m8Y!a7pYa
z=NAJAxeMqqJ+`oVXWJOgKU9<_NIgH_iZ5TcMLLf`|BXa(vtx0(j=il?>s;71T;J45
z7dCTBV#J9{lKwq##y{bl6l*zGlJ^*yAidX!8!M@LW!ksEgYk!g;(?3VN))Gt6sVFd
zeN?!2jB)5MYPv-n3-uE5q;hqi;wXr^9sSNn*|Y23_az&Z6DG<HDi4w_iwXF^iY}N0
z&O3=h;?OTW*gJyE<pB;vprFV8zL(-EA(KZrQUR`ylXS*S4wChblX=P9J4?Nq*7U_7
zl5IQ=jK{28((9hxht$GLXtX@tKnHY~B+l1@Mw$hJ#zJfztta{nr(B!~<S<wnGq18i
z8K6ey8v|)5sne~^>?HY_rfekt0iU=qiitnO&&~B1*ptxG#&74W*k;>{wExNlzcvh#
zc_mN})9dQ$;Nr2s+ii+r(W%JyrPbrUd^@Yw`KeIOhH!f5`G<TGF)Qm(VE#@%DLyLC
zufRe}Z^L<@e{<w|PBlDhKQq1jl}4|xXE#E=+ogHViGPM8uBg!*D#<oOI$xjT0Pz-m
zhx1#r@9C+JJnL{^&DyQ&tH-FBLa)qCz|~;*`KqpO9n|lPoQvY>xwE@5nLG9_pBFR`
z__DE$)dg^?9J@fU3N!cQhPD^~pi|Sa6>xX4;O;Am#q}C6N2{+bf&T{s<;_8q_H!c&
zOS2+8p(6u>;l`AH-M*LW^SRs86>3eecGDtu)$xWEqQP3@3Rlgi>IfW!Wa}kYOj@fA
z;;=Xq<3x%(N!NB7PGMv*^yhCS*bb-SRD&VyXBL-S&#S120bO?)7>po9Ao}chA05}u
zRM((yM80pQ?ru98cGF)Ad|m;<6hln*;8f@<_2E^RQ$Do&f(8>Cn6#QBR~s0LJo0)?
zUg*`WJ(eTnJ~eP0K~fGTFglnQ*ebH<tC9*4(q9l8s%WT|#@g3`RT{bZEQ0ux&weHb
z(99q_5*NEl)jU7;1!#!P${cSr^N5)~!G3N-c`DOLo<9+m)PvUsusFe!u+V}w^nJT;
z^T^gvgs=b5L}L<hxT5R|FI6&s)NO|6xukCgkb6QZA__FH`p7`{>k!3yaOPgxx)t+7
z;6yo>ShseGoS4%cDnP&OfX?lH?wa|T*T>)0bMzwldg*cFrdB1v(k6Y9g!3jR1+(Ug
zJ!E<g7IHIL$<bE%-yD_}4q_Bse2H!P^4t4#I{$U({hx@sD}~7Tc?x^L$Gg8?jVa%8
zdOW43CwY%56@|d7v$ZAj3JlDk6FNHUQBaRwn}11a)@Q%O7*}e)5?*MJ;itH?(W1(q
z`9>xP89<8n4r5^s`vYSs2s&=@<E-!h7MKLL%(dJ@)`^(Zy^<<QuQxXUe}q6`2x+b6
z3@L!(l+vEE{>d5RjyWt65DKmenE(X6<Vz%UwBCk>h)pNiOVC}ZeL;l5A$iFVDO>Vw
zSt=5z$~yp%=IGKNK(f|^U|d$4>5a4p2Y<wkg_;;5aQi7dNRT%<JVc-v_hr^hnO2{*
zNkSwxAaAL99TQdU*~rxWvM<?2nTdemHpm&a<`Py?IVK58(%yQ7c)7DPI{AAb635PO
z;*X*rg$Kbng)*{J&XmhzXCIV&p&eVtDj6>ONLf-ew+6#F;X6g~W*07305E#;!%k<j
zM^s4RjdKK4KUujplaH?*DcpL1AeNGb%1dFk5O_VwijEwCis|n#syz}6z%|aPu5PSa
z8(bh~zd|Y3xL4D(V315Ib4O5|3&Za0Vb9n+Qah!%AGfFFXwG2V{x28{-REQ0>yJIM
z*0U#$7%+&HIZ$wXug4;tBydR(B|3>8&t==2?1Qxvj-Xd33hUe0&e!pr{M(*I>RPfT
zoyRa0-c(Vg)P9?b#vkJZNb0SiC;y<PtDHr(ZVovQ*bLLWR7ZVAWay>y$mpER`b%O#
zGq@o*LS09o(d^SRN-)^nMqRk#_tJ)AJ+Z*@vctwQ8jJ4ZyvJx?7EXQ~mtmc@8}slJ
z=i#WD366xPXq0=IZW)P)1viqA6U@=-06eP(+j&*M$lzP(S1r(JelQmus7I2}$Y8kQ
zRrp!|S&DG06ABz_L{^?Ka}VQbFC^(GeHMh`+)n_L$X=nA@R3^70owaghb;)g>jtu3
zdygDEu9OUR@AGG6Hx=dvRX52rY=|ow<ZWWfg*XqGjfQVc?tS3*gE6=Y*KTe{kx)sJ
zQ*{+GY)J!86ipQohVZ2-lLPbhtzdFrD!+GXI#o|42rTQQ5MEb~8{;Z@%v9dJDwdKZ
zg@mBPBGRFBnkQ9AT8W>P(8f^I<}0h2M$;+(hsP4QwPdOOl&4+*ia@i7c(&geitL`D
z+grbp7w5Ra|H<|+W)|$yTocSBG4iOt*<91Y7K`?fG?o|f#lM^!jJY>(j0zXFn>=|~
zgVVoIKnK;5tIxXtht*qL;lq~cq*{Ia3^~VfWEQP1e7=CsQ?i%d`V>`d_Oy@5WSM_8
zQp{{xYqTfk&K`|`GZsgp7vfq^ZE)p*QuzUr9!{N$>#w1Kok!QS!@%EX(R}p-q}<$}
zvCbI2N$U&rs6c5y-pQ^cvTw1}s^=2%ofmz#1+Hdbm$?&FBlDWjJA_g7MAIQgklDhU
zh<_f%K5#14-1eilY8nreKmoDjKqo*G&-bKZb^uGDM2fjH3$0-m$>)aqM72<djq@-~
z%$yx235qs5HV2+Ep_OIJXf~oK$Py$E+dVfo%GLXe$VbacAB2Er47NL<b6=-V6+Ev6
zEzKeb1WfKikr<RXe?O0g_;~9{EXx08-J%RiRpZTt6;JTHw@20Hl<7_~F7HC9V<E0E
zMN&+1Ue?Lf@ovX#W<ZS%m(}S)2ea(A@=X$1Sk2&R;8RkNuPF<Jw~DTpn5m9f5Z%qc
zbl<m0_X(D5RIx4Q3h2z@S6Mc-w0~lHd{Evqcau|NV?m)IW3*)Iqb(4>@|~&&$4jjF
zwZSpm{BZ_RS4T3EHR*I8bRWSuZmt*iS8`Q4v{|;(?%1ITk#in7y|5>O5`&4ZJKul`
z1K)H5&F!9VnyV#4j67vuKk-P83$mv3r?`n4knb2id>nBCV-rU;`-c0;_Drgey;F?~
z9A;v>v*Y8M-;m2iF<9>ynY&Y2t4vHVqk^s$igxlHWYC6Z){d$b&CV$%MoPy;!>A+k
z)=@6ykaYFg#MHRhNLXL#0*i2?2TVp~rKQXPCNS}z^%KliF~}6S?|(O2b~lh;*_WLr
zIm<VE(dGiNkWQ$+teE7dHAoDZi*<8QqDi)Eb<gyNja1xL_$;SQ(*!|*ad|N(3}xau
z>%YOShYyfhBsL6ABxb;31s$1~^x0o0z!>8p!@#gxxpvG_O^(#&7CAn(n9YEZCr7xE
zGq+Fuz47d$W}(}?(&i<qnZ2@)C%#bzU$NR%;&@Uzb(ftcH(6-ZfSmK(V%iAqUd
zMMzok#sb=)Z0w?<8EX0cR8a$^$WdZJ<9B?c3qiY~_MXIK)NlwjFB3`EbzFqUL={##
zX>vQ$nVKOT+aB2&SL}@)myv3hlo>*XTeu-|TK$)no5jtia{Ly$bOc$M%ow~DlfbE%
zF_?!C&^~tKD=Pn()kO=Cc5Pm>X6Pg^`bd5Ho9eDLX(p>9{a;vHR_EQ^#NDyeduxs`
zjHgYqEjJ<GNyy-j3LZ6W{eFa04XsdVs4D6?27Zo_2;tH7cMeo*GbT}koh59V`#$>y
zLZ|C{!@*;q2|1k8hM(L(_%hGDM~RT4>Md(qvwNaeOMOet3ivG4-KpU1PTbu@E8rTA
z4`+~7Lr*1MO1ywh7JVSy*J~tP<)WJEGfdb7F0+@V=7)d|Ru+NkFKaX%i%tkdoY0;|
z_)U{m@xPHT^3Ee!iM`tNzd?WN&z6AR^`jC9*~)*Ny|J0IKrHhGhbU*BCuG+U?v8i9
z@0(4^eKmtGMm4M$t;wf_;;CSj5st-vVno2fm~5c5x0Fv1<Y^GKwepVt2FC=0?U3jf
zIr%Y|IDtnSl39c_nCN3g6)CBK-|*hSfrMFEKZr>y0xEpfy5YZZFTpQ=a4$oscLL|3
z0?ni%D}5APv78nftx|bIO$P%<iB7{D{*xJJ{YbXKu{nE}5}>2X2-6qD)gxo`WqnFU
zH)@K9m4G@}l{~;Ga@kPCQ6Ew@`$w4%eE#9w-`Es;68%y4xCR&jn%}JpQ0dBwU?k{{
z40N#+l#&A}i*7NsTg$`{(1umTj)HTq66FI*CFz}nsu(h%NXin}6~mBQA%$oqOGNuX
z@qVe6sQSUnWwxYa`bUJC{)i_`Yca9KI?F0MyKv&j!BYG>NZSsM@nPN8Pb~WwnI%|(
z8Ub@qyFuv}LIyB~b~9co6pec!1eT4Kits~GTu!QeG&Ch(nw>iRYKWG(Wo2fsiH=D(
zpMP~c#45}D9y4W&pu!WIKCTYUYlgB|%aR_u9p5<gpovDHE(JbDsZs*Pkxv;p$(BXE
z-an^h!K?``x?n-~j-6DC7}-U@BV*JNSs^cF)%{eg*}ZC!gtyzQ@mmk&<oOQ6AKDD6
zlBA%lT{$fmEFPNkh8CJHsW+nGqOg#U+c(gSr4>FHb<+qGn*1cmVGP=9gEW)&c;f-b
zWY%>0l$DK-@n2(@8_#Cu1MS;&LE+oNMy0Inzf_M&XswLmVG6OdfuHai8*_eBS`4KW
z?eDSw662%zdT^;^CRaAD2L`1OiYrgt9cWq6XGQ2ReRMfBbap&;XnpA`s$*&dx?D0H
z`jdPi&hZ$|!cozhQO5%F^s%WTY8;_gg=Ean!Gw!3bFcGUR1e9wX3U~`S-wp-<A{QO
zuL7q9TA~{zeJeh#fZ>C5Rn|wbiFv~5+Y(-WOp>bt%E}(Bm+je`?O%$I*l@^c@#$ty
zDD0(R-067*ctphmaD@BO@Th8V=ycX1swdS=+jV8q=?xw$`NNMEx+$nzakj@~wCTk|
ziUN!uy@}1ZC;CRwfZv~H3dt*cuc+U8qT|uI3i;^?XlcoXsQN}>48cQ^K%ZKdS&CI)
zPkif{K3Zs}eLA9}JpLrIyVUlh8Azk4vv6Zm-yFfWWBTOB@c6^+$sw49@>5b0YNl?Z
zXaPG>L)=7`UdpxR=H=K&UT{V#h(<yDA)`l}l^al)O?(`(;<>}sKJwC{dA#V++A?i6
zu(?He&MRr_83d;1D+G0@AR!fFK%p?G?WqeM7~VHWySnrsiFT05Tnyb=)0s|hG|4<W
zH6hIk>Q|jp3Hw-9?~JbTnSn4Y0c~D&s866%*7sF0hR`tJ^%&iGrD7;PxxY*^k1%Zl
zh;uyK4T_KWmSsi3^R7l=hNI^spIRix1~s!gzjsVd_dERo(@=euZA>T>>Q}JOAvVb(
z+nC$8De4_N{uwss3NmINB3waQHpp&2g4{ZKH7j68IV-zQNB**}opF=m`jBp&ICD2K
zQ6sZP%+l9U;aYlWU#gIDzlTj%_*2tQl0z)2S&MwyGQ7#F=%|m^V`7sag860s<6-xA
z8F4WyE&QVz^#(v6u85PHo1j*n+Yj0pkHYV+V53L8_Mgnekl31FZ}fxDwpqh3N*@Yh
z5d;s)unq?*Z@$z7Ue>@9-K+AJevfACNUcX*UK=>5AT!HaY)5l#r#&{vdIBVlccs-C
z1$expX!2tJjiPau#dXLP(9oGcRzQ|GA#LI8R}4Xc2oTZvWu{;{KlN`O4Nga^H9}da
z&j`3Tf%kwV04x4;H5g##FOp_UMzjuH=^aUPK2YkHqH}(&tKd>3NXpGVJRj{K+iOx5
zrE|N`Gs7^W|Lt_iwK(BNlVP#q+<4Y?o|A%hc-8UVsc!SQ+sv!)e)9_JQ(s|?B(EDT
z4RWE}o1RZ0cnn)gtb5@uf23e=M=){SC@mM9=Ut?*Aeu0VvOxfmCZ9*$f@kc79vO*3
z0gSBZ%>EO#E|^IPinjDp^Px)wUrg}^;J0SK$WsYtrhqp4K5Qrg)NqPwidM||Ovqc|
zEjEYw=R^4q-2>`Lueo5KYJ0CW{Cq=nYKun7D+S?ZG?InPzHwGRCFf>)7#X3Do)vpW
zD9gkV(ivgD-A<J$3i+t(qN03?O)|~W#WT2>6ERG0*=;k?^+Yf9%@^@!jaBZ%I)M`V
zI$b0l#``UNaNt|=B21#uj{s_4;Nncqo1jGug~!q+8iV=eR(9s&G;<z=(lR)cPuUn_
zOQ>3F3e3_MCBx$+<N;<akdpp6c5oILm!2QLscQvp(V3E0qj%>@OP{AnpR$3E?DtED
zSR`?@wx7GJI1w&x<eq#&jBa-)+Ds)YB8j!wlQ4~atf`r#<|r$0<POPj!z%7g6mE+7
z2FMhNT9XwO7CZJ3J5;QKB%F|OwUFL-PN|}KN7~SqKChg$PG)j?T?Z@ahL5|2!3N^n
z?|nsi)4l8tprk<5kd&fL^D`pNFmly^Il@BlWsh-}U6r{ovMPFwE$0*J7$D*x0cU0u
z#W$R9b))!VeKxGInzJ(V(|j`sAtH#8kYY;%D&!=0mc!_J0wZr%!Z)`Ecrl7L8G2p7
zteQ4HH_%8)lNZ!KmpUTZy4q|`r_W-V?Amfq?;o0td;N47NeTsWhFXY5n0blo?w!r8
zx83;+z;k%1eqE2eE7y7l@})o%W575Hh5txJ?@ldBq5sj@o0h+#TVly^qB9rEii>{r
z;fhivQ{f@9?>y;YR96*!?n;C|?I9(f?xzM;QQekHRbV`50h|xU8&OvVB7TP&x)}lO
zP7C7sC_77^U@Z(cgv61E?py55by!m5<<-#dZ*9Xc+S5buHl#tSQWnHRCX8i?3<Ay|
zr~^vFg25XnklZ$0F8ii_Br<-YR+C`+H#c4-1uX~>3_r!j3Us8t=BW*dUtgOkqD5)+
zka^C1)#xJ^IYQ&a1VZ^hK@q$n+`bux!omPFuhlMC<l>DW>pBiwrl6o%&%`?*W;v-0
zMv+ZI<`c!)%D?>BhqFL9NXs48{xOglor?t(Q-93d?$)MFmr~!Z9)4p+x%=wIj)zc}
zb8b^(`ld>P=ZVa}QMiy4*NQ3}{-X{nJRmuQ7HLZwLG4Nkon-#AQYW_E%)XO77Xf@(
zwr=N`!S^WnG7{*3O;@{VG7KV>z8;gW@%S+mD+3d5AXFwcs`cwRsR8Tk^&J$g<h$^w
z<tMS5c?r)4dHg*JO=qx=8pkI4j)L`1ny~i`;f<)}DTqV6Wnw%*?YWpFC!V&tY*u$E
zN7b-WVI@Q!C=~R>mK_UlBXKBf1a}{v8!9?c78BKhcWJF$zhKT|+@eu_SYocM83~~(
zKt<7He&^rpkZe{Htigq9oo3F7u&_mh&l}h40m^9r4u!g2t0lbz&3I-JWqG#{OZ#Vg
zieZA+zZ8j$AtV&GP5?VQpEpQQ;N*RlMNA?yw@kt*%Yi7I7$6Q%_!DsDey?yVTeMav
zY+EZ;j~MOgMh(Rc_Q9ku#!YT2s?`$3l)9qa*uPmg{yGDXzBnz@7oM43sIXcQ<Hu);
zKjIw{aY~%!a=Mm#3S8xYbjO@FUD;Bm#p`pzm2%m>Rxc&3-n$P1;<;T*pm1zRY?6h(
zTEV{D(-|>>io+X=plrqEE&LM>#qOrp96e_?=k`u0WemM<jY?tla!H42Flb_kt@#+f
zqbCTOs`@>u_iz0(86hd(=s0gV%>!Zax7}K5R)tQ(I~eF-U0$xbQ}~IixiMTVy*J|4
zudkYy;RzR&hl*;;tW-kgm;3IX`XFaaSy?rDhzdKiJWvjz&`T`KjdiZ-Lrzl5G`@mE
zW=`o?nX`@Gguq);r+pH{pVQUyD2|3UXH(K1h-F_X;)bgKnavISjaDW%RJMf5P;cXA
z9rqwUnTI((_<~-UahuEMw|S-w()uqaSUGnJ_~7%erN+Li0xk%Oz<&HJ#!gxoc}0=R
z<YPgnUjg|&J;+8?UGwIOv7iM{GEq>F*n*|Nx011-fva^mw~*L-_;zbemJ@r`1eEq%
zC5vOoHz5&Td3v#+>b&R0sxsfQzeha!Yk8P2G~FxV&+&OZW0(+`ZM74D>(({d2|?{#
ze-#Q=Dfn?xx=ZpUz+)?UZs{?PW*~L;`_(Dh`L+sJgvA(DdmQtphD(~3(OCS=%fL(k
z%{LGn{6eE2NVgs|Hrhd)sW|~MrRRys1UDB!VwZsx(c{;TSM=_Nl1w9Q{X?oc&(fZ4
zb#w%m`}BqyH8!Z(Wg^&4*uM>p8PH5^g0Jm1G8CGFu=@oTQ<tD7Cm-=M=4J@)96CEd
z$A~(=jtz2lVJ1B&-!uIPwC$S>+gd^{4Eop=0$fng|LJ6g^Dv^hB{Zgi6MdwMSN<)7
zTC2<D#{uKING_8PZ3%I5z++SheAIAGnD%TLJ6W4D#6$>iaW<K#OXVk5@~Gcx*2L%+
zu!i7P^Pg1F+>TMK`CAh?l#U$3d;*@*O%O#s;gnnLdZ+x0#?z$7X*Yl|hyySkGK$L6
zh_Hy7s1MF<j9Q2qz)@WFC}-OXMvY*rz#To%?E6J}7tHoU{EXg85|a|cN<$Y<!0Jay
z&cx!8{6^EDUu~}Q^J=n=gcTMtrgXXx{Hmg_wM0cv4WtcKAbnP)!;e)(L9dj`o`V)R
z{;!&S%ZicjI{|WbuvU6CNKb+tfejW75EX8qGXvR>3vp4O9lqrPSv<LHu1&cWJvd4n
ziFFILw!!{Sz^CLsqftJA;8c8Y4xQWXz>yPN{2aC6Tv)ie`BWjaykkRU>ZBFGcBWfn
z5xpahu<n=#%}&5eDLwuAQJXu0AmapE_&M31vwc8>gMcA5A0#AzL8u7|R3x~zvy}3J
zvzCaZR~o}aXbsjyHpowhXC$<*w+3A#_Aw79(~~DoA|^>BJf}nEGg?FS0G6=TPf}x$
z<t%2XQEyUa@rz9BKqg*^pf-{p!`LD*%ZsyEPkk7z2(wra)&khz!z9e&90C?r%)xFZ
z+Qr{<nbw;ZDRsB;9S2J~E}?Lk>?%OBwu?V1+=jT==W4@(t|<=+A_-&-9v#S+k6_(-
zoWk=+XKC$^BxoxLg7fjSE$uycfZ+`GLF&gwHTPl^vACY3S9HH~c<ko?#o;OWhr@%e
zF~I7%KEu-S(b(^NEsU?)n)f&UI;c5M<d=m#Brwb=fn)S@T<13v{EJ_KZ0_QWHxC}Y
zz`nQo@Oh$w7x$w}wx_db@!+187V)!&#iv3;2z(Sw`o2DRv=|qI&a|z6U?W*|5)&2j
z!TiF@fHBoP*Dg>tN{lqoN89FOxFv^&&kQt~=oT+o@SN@wo$?n^MfD1>QM3tod*acX
z+ec%Nf=m^OEr0~%J^((3Ck%2;&Vp44m7Vxj2cBr&Ho6Rjrs24%t(gJz8~5pgSpFe_
z1MhuhMo-N<m&dthFq1msQ{7Mi<yRQRrx$y}T9KQwCLouGmsZP>vuZ(fH*Bf}fD8#}
zaX95Ncxm$H!fO?2IYq#q5ST2l3dz4+d%CrUkX+}e@Hjv69EB}UMg+%Ri7VTR-m;=K
zocp%8BQ;|p;?bfZ4yhgM1ZDCo+O6v+ib>r}c~DPe2>q}>FN<(+RjW%9PnyxJKE8?b
z+a2(Jkc9GG;>6Fmo2rB4=Y0%T4^Q#-0}w7*WZ=cq6p1m{j9VD7lu3cS^UJx+j@6B+
zOU}Y+09Te;(8q-z4|T9|^fpg4+>DU1u$XWSmRHJ~c3h#^{d;G+(Yfg*F5m3;ei6n2
zd|?bb6^9u-5VH6g*!5u}iUl8HC$SxjLK2~krOq~NZbRUM3o3<z<`3XUoeA8MekUrm
zTfRs+I#iZLtxiToTm*RQtk1j{yWMkt5qW}embT9cQKl&&^@@O7bZJ5(bVNl<Bq{WV
z)X}X!S=;r4^Kx}#Nz2jAf*2Ge=XcH@J<SeyPJ#db`1;DIIF@MZ1PvYt?h@SH-8C?{
zTd=`hg1bv_XMhO|?k>UI-4fj0f`sIo<lblBdh7j|)r(#=)m7*0y{qZzv#W3mnWHOB
z{F2E&Q2JO^8;)V-4QZ?1e3wv$&!F&kipze|FX|ustxNJ+aJAOI#S?Ke+@awvv^=Qi
zw}4*P=1Fj#)X1?x;Za8a>6e1;gIj&9evRPUxb(HesCG?>M5OChE)cgvQVzP${sIG+
zWSfiT`d7gLqYS^iE{(?$n|HLk!0)h)fQbz6Fp7&zQUqS?P8~r#k?caeIsNEo^gL%?
zm2Xg!9CNwVc~}nY;yqMbeIZ$#&yP;xZcgooMZzz9L+%pO7L2|Q`;=}`6mbFvtCzZ9
zwM3QdocN2eYbusk)$mTwF7jgxdY5w>GynSg^ry1j4XEpUpxB0}vg!N#tK%+q%14ET
zVf0OmzvX6Bq9aNBndn-nT`}sFR*~_UdHB;d84(tvaEPTsc$~c_wU%7rS+maTP5&62
zSLa1KueGFV8OF|<skNf=eAXFjVcK4B8KJH}W>9+_)rvP-LbVE`<7bQg3R5fR={h}q
z%O@MihNnLaDqcB}4Jfq5C&hlP`~BNSxK={Wbg#X^w+n|5c*9Ya8;R3*a8((|60fuH
z8sDP14AzO)ENl|ELYt|ie`PeVN=T#?`Q6UF+Rndzs#BrjJoVPz_Z+9F-MFr>MH@9g
z;i-1LT;SCY{W_0*qlGl4?1)Cekvbop>=dS3t97Ua(5jsbJG>-y%&YUpkC<Oy*6ZKs
zb_gqaAPlGsRrJIuXkpVbW;mPk>$<->Z~k~TK2p|hrN%oBwGsMqs3AJWth=q^tX2-t
ztjWBeSX+>2GOM$y%=Ng7pl_tu6q-s~VUG4u9lZ|(HhsW3(t~NbQvkd^^$+JHs;`0m
z0^fLN2KdJsXaNh-^;Uw~)-WfezSW1Yv?_m=^(Qv4FVgnCAMZ?Bh1efspdW|4zXkMv
z@%vTeP@X$SrHP%RggB?hqi0i29(4}eCR|9dk1t6nT?bk%r#$6gH+P-<PzY~agFUhz
zD~0-a2lyw9Wt3o$3#X>`GXGlr45W0%<H8ikq5X)%9%YpB@xzdAD^t&%Tn;w1&^!X`
zcbLdj3E|6|!>3qgueTyFF+{rp1sMFK`JVnc5y@9PKT{0?5{vIyJ^>0#jO&lmm*87S
z&+NNtCK{M6`OmI`2tG{j<yG*NRT~EbGv6cCHmU_(ImzEXujH=;yr@&6Y$4c1Y*3|P
zVr(Ob`-eQ4gzL?-dPs`@`uv2HQm-}>gc3ZITr{|_x1zgqUFgh#&wV(#nQg0blROqf
zf!mj9??^i5t%qH9r8p;1cUI^-oWZex?M)E>_IKrDc}ojP2;Ps1=!4r=(?^G9ZZBOv
zY5eRCER!sVWQ4S|<|?6|35;-CYF^`LrsDnNnFyg3f8VoPIT!-9)<67@jZbQnQ9#ZS
z@t5a@1n3$#p8r}0X{~U=l{Z=@{|f36@yebQp{{i3HaYSMvc&B<c4~C!SOJ-~eIdN-
z(fd|pCT}N9R^pb@LvKsc3#WThr!FO6t0Ue>&Vs9_tEdS+izu(y65jCtl-D)Paf3X_
zQ6_O`QL|mA74{S<ovJX`zC`#n)@PdBWYK3@!K5K7O!vx+zM07W`g9Iocqx0kA)r;g
zV0Yn^NS#hC-D5oUVDm-wSmi{7G9&uE^J`DU$~(1^bTYT=8o{=QBfMrrsArH>XNzG#
zhPvE}j=)4+7+GcO$}3Pol-2COhnj4z8Z>2@m-?B2d)lJ07&BLT|Eo5yNm0Gmgn#RO
z)^x81e*fHwAnOw992XUtI44SoDM^SsNO!pR&LdJTMCYH#>P`keT$ly=T4-H3{(PXS
zM7RIBWEJAP<HMI3%kmBKsmoyRwC|F4RmESJ-#!n!y04G%9qPv*GM|D~lUsfFlO~0Z
z29&E*z1A{l`B5M1&df(0yC3*<%jW~{?AlpNkFs<`F2;Ji&4q+6j15h<N5`Xw48I>F
zm~+df5ApQIu~b28F^t2_&7qp$5lgeI7sA|Cu499sr(X&4WyJdDh@<w$O78BmQN2Hg
zK@#q0-)rqiiTO~6Pxp_DMImsT!kb4hs($U~ANfS4!tpfcevt0E#gaOeKaQ9XOZi>Y
zDi2-0w&IZ;;w@PjIcy8?<r$x3{lI`HE(#gZ842nGN;t8+jZsC6_+jvc1aY*QvGwZO
z(#4&Vep&pCpg<m0z~>SRbCLZk`YVqNq(Bjk`H_W*m6Zw2*I%jPaXKSU-<afPyeXj8
zfMX=_ffjpxy`^hV1<4-8CobH7NH$U6R)u7ye`cq<m$y@aBxP>$GanH8yDC&}OR(Yv
zqR}@-XSWj<IVwRKU#w<G`W%fQYEqHyG89TJ-r&Vw!c_oCA(|=x?5ltfZb3!gW&oqP
zc(xi4=aKCBJ&=)m;l=dRyFK+5fcbfhtyej~{OV9uvGTxiU<*d|1H}7FwLXwyu9<<`
zxAb&;9N?;lAS?-i$45{u2lPdZUTP^SKN{@>8J2PJMz<iN`CA%<A-qz<);l@_B10X5
zM9~^%5d@uubFt$5TbywSUBI$J%02I0$B^w!)~nmp!+4fapdU!wKEOI;7?*HVXorF8
zRb=6GG_v|=Z<)h^5AvA_Z!H)1kLvSDd?Rh^@ky7XcjaM&gz<2C*00{GflO~Ra0$bg
z%xy54xC)kGQPAiL^{nwlt0bsiv16|WF~%?2SHF{$?6Sohd0isGxnnJ;Wi1$0)QYO1
zDq8mEZ)hurB5QOMG(}8p&_FyW=#?{e7GrqR7l}1x)QMChel~M!ank$+3G)x(deE<e
zpdn%8;z5cC0>*)^*0Ewh-r-Bk4T)Qo>|7!p+~ND<-XSO+Hbsw4{hGkq9c!IPK7|P!
z*}3}M(z6He48tg_;CMaX@pX~t;+oMN^l~8&In5=l=*j$)zGp^!r`jU5*E-Ca@z<g(
znoCxF#@8e5z1v&@=nu7KKP<tivtS2bnJztOGJczR@q15Q(ksNBP@hVJYD9b~rwSSS
zy0de<6=m7(8eCJZA=;{4G2Uy??G-f!N!3@R77qCik{0D1N4@pmR41?m>gbd6B<$s;
zXw*vwc!R`diMV=ND^$tl+?=A!q-H>j#CO{((eQAP<7gFGU2RSK>BI0txB2lzWoI2}
zS+?q@VoHIiRe%=J_e2u6dCh6P!RAqwU!d!csi!9Am==gdvPmS~HYF)J01p+6Pqw4z
ztr0U#x#&NWBI`nCibm04sGhp&Iahj?ukJ}IJ`t~A`X3H{jHr9O`iN-hD7DgasAhpE
z;>87R0PSot05x0r8xk?OplCuw$;x3NQ?fh%b#5gN`Wv_<$?m<lE$5cVT<<cTHPr}i
zE(7$9Yn(oe0A{4kYr#OVgpV2m!uVr^Bby6iFycCuY+|>^OT4{W74Kn}P26--7}^VW
z@Qu3bXbSv;CaXUiLP+lmT=UB|=p*t`t7(n!-n^po`8v-RkTeiDz_9EfIZYrg@x~|u
z&fD1kYnJkGbVycsc5wj)j^xuvU*VDXdMEP19{qa(#<$L@X<eqag|7*G#faaRhUTUX
z1l&(WQyy;S7sU2)o~1OxwfJ;hDzV34!wd?|EhLrvV+wRcM*Im78BZ3O@YRpu=4MW1
zsHIVNYJ&aO&{X9+`1dC(BrjX}Lr||D<~Nv^eSFjB3^U(%1B1F?Zqbb0i&g>?b_W(_
zG60+d#iRZh4-qQY+kC0n`vXB`P{*Kwx>6$byE-<^(srh&zTeeGxawHZ7W_z{Cv8zO
z2TkH|Jhv2jF~S;ZwmEWD!mLF_9NjjeiklmJtK&f`b7PK7r}9q6NTfa!uah95I#t7l
zT=gPVHUFgBFS+Y%FdQFX292yoQR?zot7+=|;_^v1iqOpghGTph_g}x%wGO=U!4_i>
z&;zMQ(9M~4%EzX!B#|fDuL#9PpuDg1i!uK6m0D#naXsxW<&EF4=PlF|NYao@*x3)U
zn`W^B;VcfFPW&W93z$dV4IAAe$M!L3_w|O|KbAm7ct+LXu|2H%UCv391F#d13oFwu
z4$ClzzqqUjbC+>{QHSux2GG`YAzG11%nRRk4#Cz`C%4?u$R)lRe&*zSXAOFzSK<X+
zJrk3<E=PEqiFsGv(r~66uNxE@lhT`xFsU{?OH2&@3DW{3O=7~5!i-K=y^Gi@ZnbcK
z>sMC(NSzL6io~`!!f*CVjdh`Ffkj!u$|__XAWCM)Q#F`=G5B)h`c3e46Vjm?zFjn>
zRs&Mg+rA((6!RnliWaSlC}Ho#@oW6gpR6~OKC(KY**9XYBwNYfO&iTkbGx+za`V9p
zlFdte7oRoOf~_i#LG4-Tqr>|djduddUHL|$Q`4{DnOW8qJHeDhp~E!a^Q`dKFlpYS
z%Z8R2xx?rXw>P&gFM7b>>vNZJ9dQ%^#_{TA*9lXx$QW*gla@~6E`Aw2(SP8{wc@O!
ze1j~D#C9+Cw$$jBqoB&uLW7dshal7jQkiO!t~c5mI_&b4qs#dCRaA?4KxhTXES>tD
z^wS_W)bj^h({Raxuz#Kh1TI}%F=ybj>_lR2Y<${(#Z0XbLuErBYu`WVS^kd?4@$W^
zGdOn-4eBsdUS72b7^a0*aBEDG$SdA$+t4!@#}|Qp)&#;Z3&2v9mmZBNbK(8V;b~<}
z#+6Ojt!zLcy6Jxmg(^}k^^h}98=;Ov#|UMO*ma+48?f*ABa6YM0LstI(zMSz){x5F
zeT->9Aq@r8*aupj{*Q&walku0<R8_?nMz-3NsI!8%ct@x<^gVZwon6;|0)%i(?h0$
zT7a0IRt|v;nxNI*+KQOL_<Cg>x|t3%deA!Y2Cx&F)4$#<|I;=H&(KlO=X@T})PlV>
zR;l$BL0BZq51ZK{L9w#@j~T(?;E~S1z99c)ngcCj@83?c|Kn_OJ$o^+{MQtLmynZ1
zvvZ=w#rJe%l-T%hF?-Q}`a(PftUj;q^TfZOm^v|@If+|K6edMM3xpe9$$aw`jym+A
z>6P`^N%mo&oa%N4B_FxXh#>EewTqFmbD2(0Za8vpPfMloSVF^GU0vM|79w|p!-}A9
z>vRMCieMw7QJqLK?x6_A@>UL!Hs);lv|#J1Sd79}Rpi1<4iPy^N%~>Su?IOGM<!`P
zr;omS7Pq!hV5gTKU(`nN6lW%O5EN`MlQ=DmKQO`1*wGCPDS{Ra=mv%rld|oz(yy73
z-ml;)*t>UP+k6cMI2Zv3G;=2=ZU9Cpb>5Il5H=Yrd`SHOz^((EVFFLlJ}CXVFeN5^
zl|_O53ZVSM2coGKosbT^z5=|Rz*W4u0+e!VGyUznb^yR)1Z@8^3GR)K`DnU@RUy{B
z7%+Jj<4%Y*OA2%rI?x%YB7a^ngU&#b{_{lkRT2U*fw67n^Mjsm2ewrGpUa2oK@UW%
zVG1`OY${f1mdRLvQiq0ZWrs#gLVB<@Ps;WVSk;y%#SD6|5lJ!I1rHBoszpbo11nS0
zfzT1Xod^d&djmobe`gT^i0!~`<>UM_gUZHhz!`M5T}W>udDP0XbZ#r9N<Cdrq+I`e
zFAVUu)6|GzdY(o>nv0t!dRbOzMshC&yyvhJXcv<n{q|hQ7<q^V(z~boJ?I8{U2nB$
zuFXyGDydOf<80=eKRp}$sP%@txzHVZgocJl;ctZS6jnMkq|~dCz{DLIp_g|B*n+HK
zJO|?R7_5zy3if$_VmzTJ?KS12`X{(I|BQu)6=!DNR)QXp6^FuCm~LQF5j5egI@+gL
z841Wf0C&(?+yF4Y)sy}S$m*Z)xq|-m!gZIWI@+Ts{l*wWq4ow~?Mj+*eF-QB&7(t8
zJ7e&torUk)i2+4%u6GLJ97L?}E6^~F?C*i)V9||$R+Sz9wEP!3(8Hi2Xx8^Hf?_y}
zu-~yZ)?=~mDYkpq88J{2$F~O6UstF^LK7-tgxm-{@E9Sd?n~0k7)2Z85P&nhASA4;
z76xhH-1Ti~`t0;o!aqR~{5RkKndmSd*S~%5?18n!A%@U)xC-K2+E5Jt9Wn@8it`GP
zI35m2oETJ0viqj<H}W2x9rFr*0-^us^1$?e5b|HpP<3=jG1~_J(+o<5v;PISnY7JP
zsQtFOQDSwO=JYg1Ku>50SpEddj)3eh9{-aL?AL(Z?eRYlKdb6jd_?y?UhYU~(j4)u
za0Fh|aGV=4A3VSmDyKwaopl5mGU|SV{x{7jRym==VCH4dmBU-pyijR4G+`&iH@H|O
zRtcqaqh&OhJQEE}p3R&_xza%grSv5L8nA_~hkZc{D$99dW2>8vl;-Z$j+Ah2kw61P
zD3<0I|KLPI-}Mhe!t|g-5oDEav=XOhWo>*XM$f9T+@XQ3Q9+dkr8M2liP(QeodlYj
z&yQx%+#uiW$N$Mqe0sVbecB(U!pr^5&42WMT=OT~f4Or!5%-6JLt~1SSc>kCUi6Xs
z+fZ7^K-tJ*^#6$xE9+lT+DP@HHx`>~^oEoMTA~q<{a@5x8dD785Mlj;3PUJ_3Ze4w
z2TA+UV0>?S7tX3X!29gKI67D8NWlZ!83Ao;p*pd!w*wsnbK2izcj-hYrAu_S{?UPB
zA8&{%)1E$mgVhZ{O{k7@XHG$@3Od-oDryEDy##&a{|tLAR1A9*&%C`Mn#(uBe+Th5
z!j&tk(Q)Y#;73(x_mp^6GJoLV2!#jfUwHf@uKycDnzf983IDfTt?EamU)LT8|3UgE
z^qFiKh*+hv5kuMHq@S<e$f%!h>D?E#vP$TtQaAa(KXZK}b*~+%gPoya1)quE+Q}30
zISkmkHR>f?Sk;$*-Itc*QBz>NNIUJw?OA5l^CKf`C0HUR8`+nppA8I2Klb*5&=3!G
zCrqswKYBsF?R!J7wxSAzLhElt_5W~a?Z1;YFCtwJ6a4VEEj{aB0js{si7H5~hzIjb
zDSE4o?t`1c06eT<UHhWi|EAPae+A07L&Ndk&KU}qDiHtYcW_KExGjADOO}P9LP)4U
za`{L2{s@!yAmU%z|E2t(qBsu`t90GJVvD{ws`yXKaKOC}B(m0zx%Ph-dqmqkF!}=&
zuK#M&H!g+8YlBE0a|phj$K(}v!)Hxb=w|T$eSJWL=01KWf9K{bk-x^9-abDjdnvY+
zyJ6OqpcQ#OixtJ>fT8rBNjI=pldERnxP8#7g3-EI`DfontH}7-jWf>M3GOZlE<Ekm
zGufoZf_dCrZ|&o&N$!XpF%<ZRw1qT^H9*+!>*J~up{vvTY)@ZmG(Od`iyekdKL3>K
zxN5)ba-F#cy;fM9LMZeS%Ks#3be{nl=vV`IXhs!8KTkl{Lj&pWLz<{s(cp)cXc02#
z#q6Mr&<@heu1&$kT!;c6JL4pd<0-Pc;QS+3nz!293>^gd6Po>AEa0q%XOL&kDJ{od
zafA8<Oqn@-@%ZzRu}y8~u<itgmw<B7VAM+xbQzxCUz&ykLYKwZ4vl;$0apG>-yM$8
z@uA!vSb`vb$`#|U96$;6hg9F(1`qU)5NBu<>}|kg@1eI5i4$p8Np?mllxTcj5J@uD
z#@TOGlG*9Al$6F|_2JO_fj_fMm-su&KXCd32?9K5vj48=0=HKH8ihEF2&=f$p_`vD
zi@78g0GSn$4SR0?Z!3<anc9ru8uk?N^`AvLi{}dhGHj>sl|+&dlwU1Yl}X;nDU*?y
ztO#Jy7gkBCi)a8DeqC&S<Qq}(+2Iw94^Qri@!jFu^{1^<e!|w2RZ5?wRYkL>+_v@-
zAnyM5K_%R3<ni!y0eW}9A>;>+B>3P{G~(~#yBLs+N;@K6{afZSmDI`+K~&A-xv74Q
zU)5hd3q}zsK&7#%z?1QG+M0N43W!p_JByx$Mh;kg^?WFwR=--MheP9?^Zg)IR{_6+
zM8#-RaRB4@&pB;l;SJ&Sj_y8(r?tn8=iOhR<c%p@-XCO^F-K>T9<H7@8HUPaCAyrp
zKb8D16FQte>wD1CKK^>%-g;;eRTvBzfs12jLEb!wQJ>h3kd2ev)1KJgwC9SMYcJPb
zXQF?PJjKam1mGzQo!jn;-W%i-BBoC6Io#d5+}x%UB#!@tI23Zad+M}V7yg2k#FY2g
z5W-WNPSVI2{7tRm;4pd~Gf2codz_4cTHf4n1zC9fK~MtYK!wPs^sv?r9|cSGxloV`
zPzLA<miQ@Y3(1lJqbW}Hl=9rwp%tYa{nm?XlWg7MWMjBBxt!1C(ATY2qfhZemuZAu
zWA-{$;V0C>Z^Zv~OmX$wQ!SW7gUZs!+lMCnWcM^@kOBTPifep`<KBL|SZQi3LUp)#
zEZuQUfD_+OaV7FohWxammsfpitJX=bwjc*{Z4v?@^K7b)-h+nE=j`A_y?FY_g*0<y
zKM5lBrwEDXNwDn8JgU~)hC9YP&+rJ#k;Gp%{4}E<aLg%@mTt*DOk&75N|D%|YpoWV
znuB?G+V#KkmlYw+w<XXfzuBT`vdMQs@r>YUyTmNc*VOd&G#+!hW%c^lY-pNl<Z_Ms
z+9dTf_l1PHI0oX$DRaN65!qBUQrEfmY_IGF7h6;=P$(~?AuveyWwr7pjYj`DcxX4S
zO0vn}dS>kynElaDsgY<hWSNV>=GucRv66(Xb>x@yh{t3xk9)H0umk=pBI-4HA0V~l
zs|8gF3N#aSssyrlsrdK%893U2h&Kv7rd_L?Gkj51v-T`cLyj&(SKCzmy!YyUvC)^S
z9-$AvPBK<6&OA>%GPOc4=R&S_PlZs`xdfIXhW#72ran<otmIjYs+FN3E6E~P&Uq&m
z?nxjQeA(7}St{BoQwSNVuysZzk%LTsM&Z*RsHv$Xh&Hh@3||gzW++0!SBasC&X^`T
z-`m;@h@Xm>bh^Czd4Fu^(HQu$q2nF-cKg81QFLSOw0bMP{OD+2e(Y#h5`6R`L*D8w
zml2>qDE_O@2F{V%l`4mf_P|OMU1ns3-tM)+xJ}Z{ubJ}GpLQvCA82*;rGU}BibfTZ
z;Wp=IyzYJ0dG-Wf<h6Q?!RBpfl2+cI4LHWH)xn;d?J9l!nnKO955@UP;ZhqkFW;bU
zJ1x8f$RQ&Jl&yTCr^@pkA2Yji?o}|N3>2S4?-Js)kw2hyCfk}=h$O0Fd%mRML79Qz
zH!LE^A4IB<O+O%cfqln1TmGv>O*4}N2c@Ik=!{PAy(wbn75NcGJ!$O1sR{&mm+cWY
zM~HLZ)gFahGJ}KOnQ806E|U0S{38iWwi6b95Vxo31eWSYM(mv9jUp`HBzes5wV^UH
zBvgJZjUL{U1)~%xT0)4cgAlc(FYh@_PPo@HoK+Sw-hmPkH1?L5`wMl+tUOL%LW$bw
zBFUxSf5H1c4pQ`045<Q8G^6FFjo8bDx+BCMTg07u{WQP!c{t`?M~r)4!fr6gP+S36
zq_~&DTf=(iS?f}Sq93eY-*q<WU;e0_Zlb34C?frIQB_@SSWT}IdK8myA^ou;{9dSF
zvtM)kn(~?)dwNKifrYe9go4lsLhc=T!YwK8mp6J+nC4%MaAX}f_U*$Piwb`At-Ts-
zZ+^doUvQby?s1pb;NJ_@iV<Y^A`Nq^j-I*xCW8K1(s+~b`G!i9tTZE=DVED0Ke#q&
zQZU~8{XWRu_<bsr%rO62#;(hY^lQdV#9h#gsd9-o6Km3;m+$>f*(Sc)JVi=}t!|wN
z*I-Ix|LC^{rl;TNYyzM3-r{s75+y```%n=Wy{*4h`(0`v!^5p5@Z9^3-I;#Tm<KNg
zx<O@fva<^x-}%cfVT+q$)KY&IQEcS!X_w+`jeHrr4#I;l;gc|7bj)I@;^;7ZV!^Cc
zx2&Y-r#64gwFiLgo~O2DrsrZ0gd8jeI!shcxqr#SBjb6lO27jPiynl*8(;c(p(AhN
z3q@DGnyvlWSZ2`lR_o5_S1WacY_Iy&%PPEUP`uL!sRRne0xO>5Q>Au?T7ovC0(1H;
zGh*y8IOHZ`=+wpE)9>cj5BLx>3*bPoc#_cDGjE{>Q>UC*V~m6v4~Zj0yqz98qP#q-
zzF%+<nME<mb%1}mT6&A4O@f?js?+PjCXGw?LA`D2C+Pu$`eF!tt=Ma3y=UdPmW0_t
z$Gx6u34Q6>Tbbj?)otZ@VcK)GQc&d{pUcf$YTDHE`OIT^9$braFc=QlZ8%P98Dngv
ztsAq9<XObEhGxc=<!<?yKvy)BKSoX%BGYEk`O7=p0^JlR>+I!=$Xd1E@I7k9X(_08
zt<RZJ0_h=4BvTs%r{y)TUPu6f+yCu;Q2_{sNjw}3q@I04y@`3ZkGnUnSS%|RB@>Dj
z_hQ-kXm^C2s*v(hNZ_H6wN=hvvXNjLef2QJ^{%t1&Z;=~MZ;K2cMl_lao_<q#k!xN
z*7mgS>kk~E+ICvztQfUIJLH}<#(a%Iv|u`?3>#+OKqp{~g7Mopr%)!oLTx)cS5t_T
zRCSFft0qsFbqt>(ao#Oupo=+*VJJm`B%F$aU85pMGF0;PY$@~L3%a-;XB#zTM~{K1
z(HY7vYAPZ221jfHiFuGw=;feVqZ2StE1avyCvth3LwL4;pd_eOk982?e8ERgewI9L
z?yEt4iQiDzcrO~GVIY@vzl}-Ndd%$CR+kTq1aC^%-|N)N7k=96Uf<%<9C}A{5af0-
z+(~Gixxa&!1=GBgu#-y3i`H3>og(8q_&j;dIT1PK^<CHh3(gh64?%^>-0#B{E%&c`
zEmw`&zkBkIZp3NVdw$>^iTZVD7rX1o<$H&W()wgoBHO2pM^!5|qJx;+9I?Jnr^Tt<
zp<-+&cy@97^b*vBf^V<gZ?(~Rj(N@^j+_~BJa7W^jr_q(PRWw`i;Mgk+laD<1Ckbu
z1V1XVe=25&cHaUN3tmzSLC{7E-84Z%4vlnaT^Ck7F2cCzcPWf9uP`XFaC=$mgw~nY
zZq0{9W(~NQ(stgs&b*ssoyL8+iP4A@$jW(N(4j&bta-F!Y`SH9ommLO{?g+01BGvT
zP2Xb8?diG6=5(ssM0_ei+;29`d1^Di9pLEpdAfZ0)=>#((?-iK$eKa73Z^*HU^a#4
z%dt&WQ$lZ85yz=>_`*}P3pNe+lMAz-4$6Bkfh)`sgnb)sKD;)y!6I$l*k>JirImq$
z6UZ-f_L|-Mf*TSpfzwhe-w8t9{$n9*UQPbv8A(Iv>%xs@^3w~}XcA4nm1JEsOM4`D
zS^L4RI=H{-2eoRk`S=CC#@~^-nR=rT<Fun?8=iPJ-b<x>#;x+U%fMeMN4zE^(UY<y
zERc5t8;X1k`P?)qN@q_l`VqZZ6)Z;EO1f$lx(+}Tr9KdbW4TlqL*IoUiq1@}%&e4(
z29__Qc%hoZ|A-OiPk@*tM;e;f`KCawG13^PukHdN5?XXl7P0cUdKr!rK@#P}dTg?U
zrj(rOa~@1^%DW<Eb7~@sQnx*`QV+6Ur7mFtUR;St(1RTzS^z7FkGW{F9F@C=oK+$b
z9-jImYX01e@Fb94nAY5<YD7L8gnjakECYNH_IQvu6P0aLPUS54)YX`TMQuzc{<^Jp
zaw<L{CfRFt@H+GjhyT|o2F5%hYc4+iXH#;f6i;P}UwdP|FFxP)P@T$d>EGoLi)^tc
zzsu1Ybbgm}2@0H{jAbXitL2kG-7}@)I%=U4Zi(WR7$Y1nZRQ^}w<C$KB@2~6p&Aq)
zgOHFs1x{l`@Y8ME;Rrm85F1iA+w!AuMBDwaoA-~gcNexBpcv?tB*3mOktEsZT^#49
z*AsFBE(#EFpV%~+PvXeh(3BveW#eGvW-VygdUiuDUc~_vRdNY|&{IJ0UB$wR<8iX5
z8gRtMLb7rjq+WT`W1X>ZU32cQ{^JFI!o_%&n~_W}D+)31u#LX(1e*lnF4aj?`|3qf
zDKR5bBQ*6FTzMpnQx{I0eYurML#hrUq-B0cxV9FEKy&~3Wa3?k%zG9a0-aTjDKvIf
z4xIMl25csKV7bvceiZj}=v1iMSePK4O^C;^Jiy&H#SIJfX5!Zqpyo0|I{T>-dz}3k
z`Yxm}1RZu){iYG>r8b?H7u=KB1Ing=FLKqm>v|VLuaV>qHW_2yrYvE+iLpu!UJ*Rl
zQQlQyA>NY|F1w{My|u~;UeSs^b@c{wO@pke<eZ_|eqPT4u$`Jzr3Pnmenn4rdX1e4
zemcedD)_62Xe>XNTXF@?7TGdHz2ieAE&NT8I{pw9fbBY6E3Re!+=yFfkl*ow?t{WY
z)E4_J;ZP=@$P?JXKrecDWmyOl^X+F+Kk7n)IQ|fF@7WpxxRHvXFQ$qiHf@md3=8df
zm*pm%j&duJRiLHrVBK1hPN_A5^+2EAmAv``x1|fx2R#?5qZoxICN?@4@A-vyB?m!5
zx#<Q3LlM1N0<l^N(v-nkWkIeq@UrknJQU$fW;E~z=k|^?)b<yL3T1i0RIer=*d31Z
zqb~2JG>{c~0Wzk3kvb~#I};6jNUEp1%sUVF=-02uWH)PD--Sx*0E1l^sB@1rhh*nh
z&9l33hDu<IVCZ((0tMqg*dTR4i3{8MnslIn&&YpR$qS?~quDDn%#4#IMJ`BSXOR&Q
zT-&nqaJ?y)i7(X6_pK|ncF-C}FjU6-9dR^P$gGqpt`MI*Ad${CTcP$J&ZTQ3i!zVE
z`ZT%Z7Zqlu=Cr8awsH?#_0{W{cC@B6gv)A@{eC0W6X2F`9dTuk$AGs8-Sp7jF4_}v
z7kVXP7wm{&(!mhR8he878*NNabIl?((q5g>^8CUORa*X@#ql7$`)3y+LsETqSh{9K
z_%RAbAIIFtA=74j-pU(pCfilmPz0aGaD>W_dEaInG?>@{W|EQ}+_0s&8@nkNdCyea
zhM37?=_N_tRn_upeuDKCEfPby>a&j#Z7>3}Co^8^68Iuvzp;xbMZ|wklQR_}=@Z#X
zO!e2T2EKKWDbr)*Tl)~6f&-Es_GNa5qZ_9sEa-ZyX`C>yFMO;mL6`@6pf!BP+z+`l
zq>_(kHy--PCAHD`8T#8Wi;Fr@g2!Fv&Bf|5kJZLTCx&a$w{Imhg5kdHKWu0kaGZXK
z@V_o&c<Vye>K@i+bW*C`f*~?v2>Q{;xcGgUJJG(8^v4l&vlXvUS*AVJ4J%o3&C19A
z)P^Tw$e<P9K>G%wos8Q_DoQ+?y<r1sY}<~5F#oGZgSU8J?Mi<r?xyu62n;~<-p(qI
zYI26m1(ue%PKq%S1PQ+-H9*_NG@A1UJa0O*Hl-gs1b)!-b7`LY1gOA^y35<!5WLLG
zVT8U8j&v|h(K)o{&y!G1zs(N%bULk2_HE~G1G)Db?Z%NXVJ_*8u-kc?$^{VT@=f)T
z@bRcy<xatI_zhQs=8?*k%7KlEvQNWJ$~(ENo6UFk75aH7Dl)<qxwx;}VTzF35B+-H
zJ%LJrQ5(^R7}bLI;v&WbJq0yGICjjz-!_*hdnr_xd5KqmIu4*XIT7LYJX2H!I^t*s
zkFkOVGlO2w?TS^1n6<Gzo0TdFd7+boW|Z?WUBY(_vJld2ZriFzVy1=HeOmqK_>JOy
zHdsKzp9JT5WUGZgMpa=wcO9^O(a;Q(K%0!aG<vfL)YIPe8<tthGI$NHy?Rb%S<Q|K
zlzMMZE0Rmq4DiqwAjXu0BBgNZw;1&*d^j+i4tPEM7L7&|(bEr#C(;qCNMRC;5@=y%
z_(o(}GBfR}bd}|a-u@DHW9{dxJ$JHgyxoL3^G%7~3!23elWSF%(|}=93hs_zb$n&q
zjvr$el9T$%cOcR*=P74<l$C?L{*}l=jcZnWiGeqUV1-6|4QJxmC54nmeFjX8<B4!v
zJz_0nUj0?{JiJ}?C{=y{_(`i5Qzl4#(U)PS?gBscsdMg03z_U>S51DJB#B|68Sv1;
zn4n<RDj%!BcRpuI%{>$Z2Mc4p7dXk;f6M1WUB0y|xzP#w+^2xU5OzU&ts{R*&Q|%J
z?3iI@LLQwntlfaq*C1QJBu5}d?DZ_9DYs^KfNzMU@aP&|uT5oAQ@?tW9s0ymJ{SM1
zz;{*&>Mh<cyn7gTUj%=B_-bLFTM>dm<%Sh+ew-pY@7_ya-N;=x8B(z*_w*U0cBQ%`
z_j9b7U7Ex9XhyC3yJ!j{<E(i1j04%RxDC4@E<c%8@ou&A(f-5T%D|PWOJFudyfacv
zp~2OR{6pjS10Q3SHMaB9@8#tKWt^Q221!lWXrG4qeq$XR(=j8MsO!UC9E-A8UT_X~
zjg#&#C9G_3U6Fu4J_(LtTHzIiOCx7vVv4`R0hwDS`|WyiEpASYKr+G<{mu{aEn~_b
zOWN%`XzTiG0OD24apw~Bv|9(7$G|7PiEqNfAM+imNJXVeE%Nqk{a36Q51hL!w`R32
z@}`|O?AY4}XS~>f@U)9R7o#)uCAR>T0}Hf#cME4spF}$`te$#n#fn3lsRSw)V5}U%
z(X91^<~v(7PLB5}^bIU7{M++Igrpj_!i(IMtB>}~(FS;k>QADDg(q$KblO&y4I3(4
zL*L7OMl9lDliAnikIGXaHJ#-d@S<6aeW=C!>gAWYF(GQ1ufMJFZOYIQ4i#SPYdT{5
zUSatTtj~;))3|zz9lqDtM0LF#d*`#XfJ>Mb^G*k@Slu_-brMvd4oNH}UeP6h8I_K#
z<j2aM<o)^nOdbu4jI|{4Y1n%jHq&kKVwHJ<HU`Sq3H#cIrVTY^Scx_DFrK(4R;4od
zOsV`RnE+ExD6Ce&Jyi}>)zXYuEZnRC?Hc5qT&GbR)iTJYP0>a2x%8p8jV&~dRt{%0
z_GVM<9$cUISeq;h#YrY*+B9u=y7M<IE~eixV3KIn^K@nBH@hddhHPM(x!EQgS#Kt=
zx9RGCXLKK{kEGiO9;Sce_&OWe#bZupiKavG`-@Zeu*kRd*CZEpV*?XA6MMH!q4Mtb
z*+-Piw<avC(`n7#0>Wpi(+L(Sc`>#qLY<1%d@nh|LMqU$bBi4sNTfy0zy0hwqs(|N
zc>ILID0s_Oux>?ohxfsA<?Qs_k5nt1S(a1S=b&t{iu%Wgqg5OX_p@LX0Mk^_40ksJ
zjIlULTsfu2dM6scy!CW12jQGNB{@FnmNQnp)6t-W<eGe}q+Ww*IqN;skxC&mj?<@_
zA$bW{2KoaREcdIdmCl0Pz4!aXk!QVOqSLH<htxwTb73JWl)A{ZpfV>cUwC&^@)26m
zcsK*N5-f)iX^{ncSOA(*_c_Iaz1X*tU`(@lUpAPv1s9`Igdc49zkvs-UA7cC_<^Vk
z66Z<zhNZ2D2Cz7&Er{gTfI++CQM|r0XYyec=f!GbJb?XKOuOQ2HuF+}84k;p#1}aH
zhfsw%u@r>V#ART%$tO#}RT4Gp(3c23*?viZ_30Wn$ei#7*&SOuJc^Sty(j-X*z}HW
ze4)_MPI?9rF2WzOTx@$xt7BZ`H2v<H--Eynn`mHlf`!SE#@0eulsW51Oy+IaD=~9*
zo3+a@AO@|r*uM2*3~3gWifI}+F1wVH>kG`K@x-cjj>h?RYutAGY<wElXm$|=*;28+
zV6%jkyW8XjbsdtnuTpCgc{21;EGD`@+D*_Q_Z(s{14v`8J;$Os>Eg{|n{vGmKS~=r
zcL4|+eYYgSCx%W7OJUEDpZmUn2+a!24QT~!I0#tj%}w^PR|C?!<?t|wq8x^1OMWxN
zz1RMUFN1|!7l(b?PKhNXQLHHwe0E>ZIVaqp{WEp&S17h=+J*|5m1lZ466^8|bHPfx
z<Nc=0{AcbD7){9OddyW>`M459?!2-5O}CW}<@OO*@yzEAF<li)9rFkeO)Xff_|JoA
zYpPD5yVdYkoArBXF80=<8Sz)lJx0&Ev&|IRQpNE$#v}_2hM237I8$E)D7SAj5Bz;n
zHx!>k2f5+CW{l6DnP;t==KI!Ty#NrtswV&PMeg|&eMM(Su}yNzxL(Hm{?wc&Ly(e{
zBvOLfrl3Y}ZBy-NTIDj4rydm>4kL*|?r@khRHc5#&K*(kR}fjV`Tia9G6AB7nU7Yx
zc<t(Fp`ZFvMGOuKL~F9$#>6R%CpUHQNoJx}B>!j6W}8<&hDFeFWIW!+;R;z<>U%FZ
zgQNy=xI$h%Fe4y4Nib`3hTQY^UXx!ojXp__JSN->o7h$@vhnluYs&2kIYoA{3gg;{
z@?bL5_wB_~mUwX~XZOy(&iA!s$X};WhgDEheYqk*_`DUq;6edAvN4U(qDN^alW|*@
z7AJK`oiz;P1B@{l5JK%`yowRHOl2K|zb|~QlmQnhI&zQ*BN|2&eGhnGe&*}Wn(6mf
z_)UFK!SEC4*sbeYMMW0o=9-Ej+=DjJH5j*P-KS;Vt?3HK3cDge^>F6v|JxyJ3Mp)Z
z#N1NR%1vpiX5COAb;Z9I!qki$mwBza>O0=A6Q-`2m1_w#C1|kXQT)+gA$P<6spGZg
zm62E28zxEjhV*sqMYd|i2^>=VI?EWPk8qd@_EuqtGuB-B(V2W8^}q;6tfk@v-36wO
z8jUd=>rGI}nD2WkX`Nw%Jkk}r$-SdA^E7mL`!8Ri@4K}Py2SJOu|b`F3<5<Om}n))
za`daH3>qc+6}Q+b@xx4#6)O_OXp8m>H6=K@(LA{+kM4>gdJxK|>JTT@<E!T9<16Ci
zqD9la1;V`oB6FIB1Y9%Wh3dJr>`^!LT>HNICh^@=E(`Qdc;%?BSd|kneYN8`8_tuB
z&yCLKV9<0y%ntf(Z50PwV$GU!ZK{@r+A0YI$kW}y;Ew!Ql2Np<^ifj~)+P)oR&Vk$
z(um5BJY_|kgvoS9_Iv5NN)3^vC&=NWn8P$;ig4^e4sKUqwcAe-w&x5)W6*op`6zZ9
z%w+S(J&DOLyd@c<Um|!a6>?7JK)Eub=Bp#f&ZSnW?L%BX)5AQ>V)+BcOOCq<E^Mo|
z@CL2a0Hwx&E%&0kO1&h5vP?t9_8Q<v)15#nNrJV()cDi-+E>O!3=~Ao{V@DbgfBQI
ziw>%}9VRqs8I*LRut}<WPRHf1Kc;F@N$yOUT33AGEYl*)3PgSHea~;twbr|Pbe>x3
z<xLW=kkQmHl#}HHZjTsj&Ls`BQCO>1TXf3@n{i=SS>w*fd@*y6?=dJbVU*F^nsQTK
z(y)VMSoe=%xXKTQ`k=_@ce%?kx1u9)7ZYsvimPX=i#%3WtljxKM@5A_mYn)KCu_10
zc;=v5G?m!9a_~*4&9T<*vhB5N2UJTKmeybW47dJc_>%;SNoX&WPagM{;rpb2?nd;U
zZUUyBz1tLH>pPn;_l&y+WFz;BTmlKlICq*Ep8&^UFOESKn|hBX$w`vTGdRQy4nQwu
z&>la>yys6?)V-7jYaOOkUs^mg#NIvJUTpJ}DAe?gqFCLQejG#A)@$yHbnk}dM;nYP
zJ_Lf$G#WbZ+s~-RI;=653F@eQv1di(WO1N50QC89cIO)8bei&kyENctO(ljO60l|d
zq;sNW$1B6GWPRM{5^FYTnt98Cg4mvDAV%9a<?<#})D31tW~;3CdX@^tTu7yb^HU-O
zG<RMa$*IDL(tc)?86d`751VOxU%GcHmbS0~9C={3V=n*Qf3$Zh+Qi#(cdXG$pQ~=I
zoGVR#Z}Cz>RJ3gQoUms0Nuu_ZJxa{Xd}0>zXW5g2EhqMwYGt}{vg5FgXt0Y?`7|mc
z+&nh53@0Q6q<h7tz{y`0#$CUJtg*_pB)(MPTWU-5Yj0(Sda4+E1(<}f8GxilwH*b|
z5iFGRMrp43te6`JPpsh-4ANb8K?0>Ue9~clhdRM3D3pr21J`Hx4u2iUUC$-MiGs1C
zA=$Tb1?MqAAUs{E#}Lt2Gh!zeI~yxBIvaccZqSBCwh4KHNh)?msih4<K#vQ_Bwp{$
zT1mtQ>3%~TfloiGQDp*f5|D-m%Fg~G3hgJq<g@-=WO#M(;iL6^jX2VK4?->U&wS?4
z9S)Snyq|dGtTs+}(fuP56-LeyBp_eS0zL3<vYt2^fdUG0j?%dun)h}922Exht+H~~
z!i2SsRXLKFLve;IOP-YICTua)eDzq)RL-$MjbK<HvVfTi(aE-Nw59xQl+8__N;NPE
zR@z5Xe8XA~K24<$@+R#r-k{TskZ?x8Mv?JKHG#YoUY^l;^A*nn!(!PqN`%0XjZv)8
zM<zwq$LU4INwmI=?6UTVS+rNMxOqp6?No%A-_BKI@-oA?p=yYRcc9OuddTUtpH9*x
z{X=bK@iPYOB5<Jw*Rs<6piHY=M;zzq+JdSHsDn~o2As^FHK2ac6=5YkUc~x+Ej<w&
zMum|33mLa_!LeyW-G+bCz`vt#Ac<X(!Aa?EkRX)U>e$9&aD1VPoasC^GnYhm^_b(C
zi%Q>=^cd(Nm^vm5^RCmaqPg{OF{j+!jr4FoHgk*i+txNmdsl0?WkzH#T>q`%oq`Gg
z{gt67Gja-5K%Da;OhG=W<@EW@DROvuw6q-K30+bKh1O&Uf$$nHzZRF3P5p{llHoT~
ztP3p_X2irSuJuz$VAw|gs647udP0moaAlOA1u!8%GJQ*s-Zw&E(dShd<3)UaeUF#b
z-P)O2PortdN*}Hyhmm83{cc)kXz81I(ac$O^UB8Dkez>ARLf`-{Gkj=+-+@f7JWJ-
zaRwv$wG84}A@pVoXlt3wmYTH}eFXhv(qN#`Uc0=SW|7@6<2!PzDauwIZU=56lLm>M
z?vwPq&&2|bFPzAzSsi;G`e@|l#~fXUCaZ7^G8u%6wE5^f5|ooB0x%|&FsqE<&kV%m
zT?5;g)1GG5olSd3Rl?q^1uNXlv2^CB9vz>F|DfCd8LOT?JDui``JOSvid^-3E$vUU
zUbnJ{Ir{Nl@QlU#3OXE^-@npm7+n<oGQMk7rG$bi=%@zKgwzmD4_v3#0bqb&8<DNy
zD)$6lV|w!Cn8Z&#yr1Vh9?>fezTDdWB=lWo#xRCYJukN}sGn3w8MGBn9Zuw=1Q0?I
z>Q**(wk^~0A8^R03h-ZvZy-g)o%s;8UcN%OKxImvJ9jN|vMHk{L6;q?ElU7~st_4}
zO{(t4ji9jn@I%g`hAnb2LqnV{W$i%#9Yh@FlD}(%``Rr?;1fdo$9rkdXUrt2ZYFu%
z2KryVXR^m8vk&+CTL>k5Njp|I&kEOA$16jf*&OT0lwT{rCeEeODFLQiV+^NwXd&zh
zVKO}%+owG;4Cv$x7s4{%uMp%f4koTQD=@l+g(jUM58_TYC=R~541TGt=Nf&W=i%y~
zPxkrYcEzH;Fm^_^Y2yh>OGO`$l5HSdn^hE<r(m@H{gW?AMtu>mYV1E?8$b{d@EOsf
zLDIc`d)7l~LY39Z00_OccXO7`?2*{d!y(KBmELJuVYr1Co~hFL_$3Ql<~zh#JWafs
z3i^~@fm1mFEbQwnOhxagO=LWT<-nSVs?PZV^jM>3GJpD-T8cwGk5A+Di{pvZqbMU&
zp%f4Bsuawy=<i(eBFtinb5CD-zz_uKG{p3>8By3>VX68^-FRRVqP!K~K5IBXXBTbu
zTfl>15*MwNkW12Bi21`QN`oYZd6M&f*&f$<_}dXC|1x4m3qFc@#oS|fAGmo~M~7I2
z1>xXcO+*HTL1t2%PmiUc)mzmj!F$@Lmcvu9B^hG<?!RAtl+{3*D@lqXb9b3Oy($L9
zwtg1CD&EkR_4(k}n+9%G8f5D_j00JU6k{}<GOF<z@xrj@TM0BpVQmzmFv`Xaop%3@
zhre9j|CC;RSq+FqZ>^}z47H&Oek*CGQy+nGGhhzU6SU)?Y}1%HMbaO$Y{3kYK^6{w
zyN)0{Zx3BCGI@`p@Fnh3JDN>GkY?8JYh`+O>&*5xYj+b_zPrPO%3%0T<Oz7(VhGUC
zn`&Y~9i(et>&ExG6@+d^;po|Ve&7w=hu}B$_yUVo&ht$9^{HN~g|85`f11Z`9A}9*
zTR+DtzQj>ueOFv%S^vBTvR#lDpX#!o(3q%7FBMz2#4se=?NuaeLEk-4MY-(=M#ZK*
zKHJek>8YIgUBDzfkAm3QL7a7zbL*n?*0^>&j!qt7q(RWAQoq0jaWPWKJfW(f-Q$+@
zr7&*T!xTC0V}Zd3MpyEt?o(A1)+E6bAoNL(z}{}(^Qp59hZ5}sBkgAsHak^b8q%^2
zE?GWF?xT+I*7P#wGu+D6w0nqpd9Zd$wqx0xGDlXUai>p*=eagis?T)Mt7pHnh1~|$
zb92kkzl}@u|El4KB-ZFpdBFZs>7@fAGgRYvMte6GW8+*5GLjhZot;`e)P@-ImzBMM
zd`lJI{k}$RM5JU(wF=lLPr08dzdRVmxc-V=lF4MX2CLRDPIOp?X1VCKdw2*VNAe)q
zX<V&ygpbj^zCIW4gGm$N3$mZ_PEEso$$*hrnB9|1kT5I6x3gPEqpg_>x9KQA!Hz|f
zJ6MMwJ<i-wwQ<hGVXf-F!sM5ObJ>JFAzzm1-_`>3dB3gDT%J~(MUtX?lkg@qP!-jR
z?^uz=OhPPUbY$ys$x|@~Cu{GZI^4{uG<-(R7~PCHtKk{riK8cFt7`I;{1Ar&e>@4a
z>2$fZVTgkN)Lef=+1}Eg!-`uE^@Kb5OcL)yyHfCdsxX{)h`P_xs@YcI9J3Wq2e|wj
z>t#HJN2|N^q*8(zWEgBvn_eHlLx@yPmft!0wi6AbJR_vbPx6!9M4^XiGD@OW$ghu1
z86>E*D@OzJp#YPbg_`wV{{+F7UKhS7b|<(AL#3jk4CIJgoOkG~Dknrgo%%9WOC2J{
zQY77STwMCqc-M7lR}~tJc<|%O2+!Ueg}2i6adp%$<S6lt+vBouGmMjhlf}{Xjor(3
zDIzL+Da^@IIn^k$3hTE^0k>BC0Dk`o7S^KpNWtE!*i;Ed)a$|N#PauL0Ma!z2C1a+
zzP)XE1BD0vxBB8mao=!Bx$ZbZ#mAV{ZN6u6H>|$p6|uM}gZHJcLSG(*(FaZ3xl5B#
zx%0Hu@tAxZo^*5%>C<>k)tbP@0hYjM=H<hKQ=F<f)zFx}kfuk^H9l)1_&{zF{v*tc
z<E5)L=GeY?K_=q2M7dezN3>3-+Y^SJ_mj62n{#hSVQ7fpO9`kG0FsRFkj61SiQ&mA
zEleM8_$ow%u6I9Ee@a;*cyLt%_TG1O6>|aT$5Sf5%u~uhNT?noHOh29K#1DXcKguI
z(<_DE$nt$!TRy}AYa-qTFsmnNndN%!5jp~*btHw=Vx~tkQN3k_Uh4)7aqOK$WE%Ls
zlbe>K&519c3tK?ai?CMuX_Gb@#ab^R&WGy^^uG%szPYYmPCkY2inQy*C0^?(iz@A^
zIvqzJ?+r8K-oocRE(ar?BgxF2hG{i!;p34CN%DQMXn(Q<)c1DrtdkSZby7~D$3HK7
z=o6WhaynwgZ=FtI#BUuzPi`H=IxzuG(E8XX%>%+`*c*J(oRoOq3W@T4;k?TyA(n(3
zAP%V>KlZSv`1m`ag7cuKXl3})@VM;=<IglbEdx(tDtPcoc5?0ykcOmmMFi_$7Jb5<
z*8St1l+x{mnh!H_URI=s+|+wrW8z1q9t(HAY{sATIExExUxyFeURfFq#PJ@v3~Op-
zoA6i445~`V29R>NjUZcRof#glL+S=;!+;HIM(Pez9d?7<8j(1SUtE+|1s&+{%%Zaf
zD)J2$lRrp}RA+Ez!QZJZJ@9?_-Ab5$PO{0_C3H-N)+E0(S4T6^%JkcbAMZZ7YUt+s
zqi}xw&*s<w6TWIi{^o-Vv!GTrzTL-b{7+*K+l;n1zHJIwQxEFDagymtY#a%@t<Jwh
z^7`YQL?7dK>&SsVbv;B+J!DLQ7IHC~=Zvk8kDEPyl7{zvM0;*7^l1E)^PRzfyzom_
z%W(lvtS}_VIe3|&>ov`HDL=1T3;z-ac12G0S+pv(fVj8})u<WfdDcDWI?L|<Zqpa{
zw(zhRt&_Hn?-4OtrX`O%2If1ABDrk?t>K||EK77+1lFas{!2BgYd}MmrB~LX`tymf
z$mzCxh$(mN;i<AhL`!0XS9XSyU-%5Fwv?QEtAd1Cs&tAt?}i8k7XxRH2r$)1=4+7g
z3MwJE+y!Fw%&p;H^ydR5+ODA1HC?aa7k>;8>XD@HN=|cEydL;-k>%CE!c68#ZXLuF
zlJ9|a!M1SAWW<P;AL(-O&xi2B^}@PeaX0Z4RBRGfz$$nfWfFw<KDn#)b-%oc@Yboq
zY<wP0?$B#r()NryBW9+?OJ~?|!UiTf_(B`^rtA@(7oC>IZ|mq2YuaHEEd_z6`T7tg
z+XhLA2b5WZtvo*-YHjuMBk$En2r?{^53u#=i2gs;?lHQOrfn2(Fu}w&W@6j6JuxS?
zZCexD*2ELr$;7s8J2^Y^JTK38zF#M6?aofGO7Gs)Rd;pws{860WC&DFrt2%LFeBS2
zU!`2gALg<QdP&%NeHfzx<^5JX>4V(%!!(~%*Mc#HVa?ft_)hl^Fyu~BIKb!1=s83(
zGs^quLCjY;{cL7%dkidA`HLawe|MJ=fRo>G;ew_Dijb}o7;y%<hpXC<UFvYBI0-ow
zbBgR%&+_$ph_ZQztdrRpplL7CXD={1!u;O6{whK$t8O`9qr;=tD{t45z~g#F!)M}9
zKC`nS2?<+fvx$!KM(Y?J#*n>)h8bC4C+`bRK7j7)<Y9q+at_UOgQjYS_4WKfeKB;l
z^K7#h0NJ3vft>r8jn8w6vGbfCpgl*8z8IjMLr!36g~M<^AgT9Iyb!NdE3wp(ICWa3
zuWjZD>b@^6Abw|QM#FczApRYs^dQ-)Ulw4Zb^hH@sD(!a<?h~f;Lm+6w@1lYyAW>o
z>#!7^Mp5MPIjdTmO~iAnG{n*`N1CSV4l}kiffV0Pn)^!nrw5+z5h*MU9d9_R5ASHU
zcuG-Ve`OR*=EsJ7Hf6O5$oW;P6j;~&Sfi9A`y<6kMFTyuCwFlBc4b&HXm#b4qvx`s
z@xb(rh?Nv#P>{?}`wC$Ick72zu!2kRcvvD{REzD;w@lC8HVoA-f%@0ygiF@jtXy&&
z0npGkDCf^<rJQ)huPj~zpyWg}u#B!eIEzKt%33Tiqhtzl*G{e0bpg<f8R4XTXEu2@
zlM!K7@<W(Rf==c5ir9H6Tsae)-<5TPjpS1>O@p@aj{P`g?DIM}QYVSst`u}~RJ|~z
zs+d_lCiHb{m)+ADu_ocu8nJ5kU~R5&n%shN(+I6?wf9#GTC?a+E*Aib4R@xxFl*`V
z<?i9<`iUEP99$$_lJtPp(nHxt{v7!?B8q*UOymV2<FgPUxOd`0l!-t&9iSRoJi)@~
z<<ChO#8rGQ(RY}K{ZVRo5hS+wBPM7xII%(CN(H~xva$B$l}pYU%v9=mZ#7pUcWQn)
zZ{$j@+6Z6LI>5zqISqNo+Cgzn297ls<VGo2P5L=bQ}+q3ehMsrRGjb`X^9ok=c?-l
zj(H-7lF#FE!~k50PgE+kzp+1UXz4N?b4-)n;_R!0l?Wn3D(1zw#hXnwwM@>{(j14&
z%SPxH-tGuC-1e@@Y(a@=VycI-nkXLM;ni-Tf#h<7F{GKv570rQD}U>MAyy5jQoBN1
z5+<1&&`K5738DVIFDO829fNn<a+d+5DA>#@u9?T&r<&}U&ZD?nGz#uCINRQ7@OiY@
zRrm{jF<yWMAMH|9>Nwa<t{b$i+&wpq<KTD`ERN&4MREX4OkHzNGuC)5)DVp(2JRXS
zoKHr3M;A9nXH9{Z*FM21i-%)j$@=sbx7B4?!N%S*F>@IkXDW@)Gn;4Yi=1TFs1CCx
zS>wZlxT)&<7h)_l_6R(q{?2m994W3ic*jaur?S}bSjxg3%yg~GXl6%Bd+^aS%=A^L
zYsI-Q#&D1{uj&5jd_<s(?R6UbUHhvQ*&FsJ%61^JWf}>{KhlnrOW1E8%9~N^+}Bpa
zP(0>77D20FGh5gdQ+9h!`m4j~wVv9mP?-I-cojA;SB&S%au@7Qlqnnxk;=PWv!b`n
zsAPeLXH!tS%50yN*Eg#ZtO^d%2P?91WgANKzKobCiFTbjP^NRHd;W+sm0T|~(J=1}
z`+Sjcm_XSHU!YRL*cKblPu4bdf_J7yb(m17Gx(%=sDula<vhNm?xxgY+{93RdP`*-
zR6mv(c#WBLnJheDQ4`=-%^eQd-;YJ6KALGitI<##KmC;H<c7LCnq(~MX``mN^50vD
zRdW8FJ57h_uFNi6w5Rr#Nlep&YOYj@X2D|nt)Uu~#cVHTOKo4gWsgmU>X+QU*RR1f
z>2t3xg<t07M$dBeT9RRw9>gVbCuTw1*tHgDwRUlJOAmSqIkN-8*wc#8Qn!5=6k3P<
z5GSL|MZQOS<ZT49Ir<p3?`ktj7K#mh7H)xQWq8KnIz<f$O1)s8ERYAe5$R}(028`H
zsMq1I+Q%fTG4|{!D4O!dtH_V-QyYISv?5TSHF77f%|;k)){w4gZlX;dGE2#hNW`Fd
zTZt!&y+Wsoah{OQDEH>?<r2+1pg#uoj3}%e=cMH-!khb}XAwlqe&RZKo*c#EyaD$7
zgx>JGUJ%~VQ(&>Fby;o0y4odzV@zhrA*+Veo#`woi-&t`^OkMR$#wdrt_*t4!_TT<
z8VzuCgEFHeVrj<wp~?ZbH!6)fjNV_JOVlD*zq6g3m_sY)w(=*h*YKq0B;JNkBIt}H
zoykXj^Qo=R1!dKUB6%KqT)eckb4taz3;wL-<Vrth>E+_Y;WOfDyo?P|H;E2Cd$a7N
zXSCdR^|frcu5i#qY;{v?8$GgNt6vwAmIe}KR|@3dPcq2QpN3Wu;nUl-Z)rOhHu=~&
z4ne`}KN)+%N{7?PvG4lh$l~P8)kqNGxv^Hqc}LMyu4SDu3Ms*%J&ZJbK`X-C?{9v1
zHaEGIhZ&1i%!LKt+-v<}SS_+>bCxw}wlYW-Hak74vSKfU(B)u>*fQ6yM^jO)CJM^D
z|F$%|acbU@kNl)Ax-5*ct3vI79$b+wsbqK(%&8i~-KRw&Yo=BvF#5z1xvPna#ei0!
zn5xY)C-++&9;+bPp4$X)Gd-kF_%fHAb%f=x>T%nI4RfbaJSu*>aN)F4s7UL1B^gA>
z^B~#Z`2ChougD$;QAU{CHp&4)^jJSbyM2;;<BY9uyw#R%cv+r%KeES2cU54xvu2qr
z`XY~|0iKV{0;$;H5=tcQQ_qA!NZI6j87pRH2AZ69>m^&qI6gHh)<>4hcQ#6|hyASf
zr=!EO&Ar#v6N;vc^)}fve2&F|G%gdQ;~&%ImyG;9yimZdBUBw(9`D@saIi1i+izr;
z@Fa1Yhm?-LlPc2NFkggvhL(Hs`gJeaQM7};(?MTN;4*{fInU-SFK!ze_+`x`lo<^b
z;3_r{$Mo6IN|^L`>PqYMUAbl5%EnG^<U4ysg;6q7hCO?YhvzW|8$;0az{-x-Uf1G7
z5Sn8sM>zQiR{59vO&b+AGEz+Zh}e<!;wUnKZSbOGX6$7ZY?1Taa>n%!=E?o)^P6T2
z-aSqN%nzH(6G~ABnjJGjrl!kO>DC{coqLM#=Qj6AbZ$BR%CAF2{Ay!+7aQAnT)2TY
z|80IJJ15me$UPb9(F86xHbKZ$Xd%LxNy0|j=?aLsP-VC6#lD>vJ%vVpHzS`(Y@6KR
zb|E27`pycVAXyDyw_=Cp>+tRE@M{5IKId|_@WBe;Tx1Q<?10iPBtcm~Y7<rzNFWqW
z0jEG>53iB{=&YDrEiLi1qOFRaXSRs0!1so9*_S8256>nG#2n<qv*DVW2RA#t&~}J^
zxb?@P7jQE}*$y~{sJ|O;%?9TQLZ8Xzd+=dyko2H0PSBii<Ezkn8_)_}$}TMAU0M*j
zCg&(NJq(v^MV?{e;b2kdQM%5N)c1s%0j=k|9TlT4e3Fst5i~TIBVe{Rn5gHYCZIE6
z<A;Suy&Myheq6oqwG>Fzf!5{|%p8I?k@EqY7`B)Ps*9?AXJU{zwkE#4xid)*9)UJV
zrZoIi*Y4PHqzqi~P6braF^e$@VdA+52|L2&3JeQX1*Bfx9dD#NTW8PAx4a0KR5<op
zmdDte=2O_G)($j;nPUnOB_sm)2*imm8H@t{E^(6jArsksjDQ80c>wrhtB(kj4bW0l
zwCHi2%H|~9dVS;&Fm3iC*HR*|B_$WYJ`KE810LO*WCOBnp-Lqc5d3xlg2fsP4tfEU
z8ZD@SIPt3|=dn=5$pTJ#ThC0`M15!h(vlKKJ^P6y+ce=qaeXM~&|VTN7!AQ%#Dsn;
z11FVcZ79cezjYIAIbu@4?ZOX>H99D01DF{<+Gxy4&vF3X|3s7O>w*$GzPTwrJ^9k`
zwwC2?b&-mrrsU*ptb&IN7$}WXoidQ}J;nGHZ<|VFGz9Nn!u{kH5ia&iUEf*cFj;|M
z(WTn;>{brL8}wz(74W4r74uJ4U0O7#w5@MV=vs*HW_CE59Db#&&i83<vy@cp{B2rF
z=<ukEgz7Bv#JJB~sg8xLhHbb(tOd}*>7rj);C3?N>x{zRt^z?!8`gdH&7i?@o8f5W
z4Nf>50`r<&e&qt|mNsh{tC*^wvWPX$Iy%j!d_}imYl*VauFs!xRJavW6KtP#w#ogO
zTOrt9d%gpo5Ub<~;b?rq`D1L#d8Z(wW<TC@-=wldZ$0PchvmYeFi-b_^OubJa~}-)
zfsBe<+`&C;=ZP~ePtlzm^J7k?wDEaoggb^iTruNQ&cUw5CpZJfJ6xi79Qw3YWVYP%
z7dk8)!=7oolycgb_0@%L;G8ZOgs9f9cxmBv+_JN}*nsJk<?%fc9)S;C%Tqw@t)N)R
zQX+;^plUKCf;zB7Od%SSFvQKb^Q;8Q<xHR}-(8fcl<umx5v;Y<kgL6X?<y5EORVm)
zJ+sVK$ooXGzxL&qwYR7}rxJz*(q=PTa3AC#_2EVJ$DMo$SLt24E%h8L30WvG!|avI
ze+MTLnt8HilIZK_EJBlSISVl4GTpRdk6F*rhZyOBO}((920UGx^(b<{fAW)tb=AHY
zJ%=_z^pDrl%pz-Mj?RRkz24+K50_Ond5pOx+kUE-o&%<yMBo^|;MoO0S|EMLjy!1E
z(;<2Vb~b+TSujU{l=jMU1O;<yv7+k&$eV6z>%z!RgKKq~>4tZK37Vr~u@zda1fF|i
zS|8Pmw`1)BcaBM74@Q|c-1DYLOV3999is3J`0pn3Z94;N6E<t6nZ49aQ{ITG980D;
z7y9MTtZo-D?7Hb#U43j5OY`WZDpLD%WM3#&i2dz(yqF0JJp-`DLC9sv9k@BO25a@Z
z?+#AR&1B4SBZ}0XXa?s9!58x6^0(N?apJzt4VpmstK!?6gP<+ayQl_2OE1yCqUDT0
zaX0L)<nqJcBEGhY98biA11qd<SC-gI`1XrLQ^=qC+y4fEX%R)W4cCzZOm(PMdp~ht
z;HdqE=b^o8zDbMSe)fZ<Krk)tdfQij`llc+QEl^da=+69Em*7V8z=wGDz6tZ=zZri
zANYn9X_)Ias;j4kY!5q?pS|Rby)^+9fl+3z8<X13ZFPDSjG$&MZhDHHx{ziAk~Jcc
zD7|!T?fQ)MRN1c(hZwSO1T}t1TAbxp+zQa6BAP2n+R!Ot0@ZUdBqPjn=d}KeIYY4n
zZsjl0GqV3mI?ct`^jY|HM+U+I7J|yug`h_)r{2Tn_Va*t>_nW>b!E^FWPo-F2Du*o
zL5NddsA9)fotgs!>q)4Aa`UB8jk>w5+bFJ%1C7f{Df|pWt<;D`wj#q>?P&Y(!7FH5
z)TTY4qlC4t8|-Cfr{NjXz@3fb%7%)jq=5;DCTeoo%3>cd(^>f&L!R?ud3+)?yXBcd
zL9bw6d+?Q2%j9llc-1cbz;~Q(<<%p3hj_Vu=}%opef%H}JDQ&zN*sUi;Ye6oyxNB<
ztdaDh=#!;5vV3_N2vtxg(TG&2JK;bWe-Nq!Eif6f|KfKUq75xEDX`5~yn)yT7r(Ty
zwFMcEbnFIzLTaebJX*-WU{&QxHD@hy<Evv>;0joN6*plO(4~w7D%2&WelBSCAQLtZ
zc9kn_DWOI{BqK&UvO+6pr6)4bAXCB}V$&y=&{gCiV@UJ^ry^6L`8Fp9H9bg~Gt*CU
zS|$%w8>>ks91KI3gF^l7dsu;q1~)ul$0<EONpy{}WL&z+Lje+zp|Gm571?h);NrV?
zi}s`ngBCKWzUVzQA{890DUkqNlMmbE;{|wc000(h06EPD*SP>vz*k|nzTbg*A~s2#
zKCv6O6(9wCXe@vK`h&7eQcr7EqYN2+$O5IU#BKoRV?c7!aU8Jn|3yzEuv%6A$)|se
zy_?x9$c>fW$H`Kzv5SKLZ#v<ZYFI{6?ozFR$3In>=iCofrZn|KmH8h{7Hmm?$wH>I
z_NgOL70TJ#8mqvg8b#~bG8>Rt{uuJi-1{$I<*#(@#X^1Z^;o`G%bXeIdB8tYk?m^H
z)+<oeyJ`=I1AKsb<`1AG^~3x4r&sYGq73SMChJEQxluTP8z7%arQX*6pk3M{tf5=u
zSrhFp6_$lRYUgmTKv}3{ZqJom=R*Y{1H1sR1Yny&jDSS*KQai~hYS)C&9pK2pl-f8
zFc0|PFR8G9Z5Fm*!G&Bg75<MZVQcikf~W(4fd60cj5R=Ukq<|(%vEHrZp@6+_}j;b
z_d9^SR`4xkk*CNlv1Rh{>_z5Qlu=VZV}Tp|<x&E<Id)xOa}rCTnR$!LrUMXD(El(j
zrKg((>XaFw6KepO!x29%DeNM%KK(Bn=c8TxZ`2EA?hK%g{*Vm;_W*eTU^uXRa21+=
zz!>Q^l6bod1;p-oe}$7)l%;ft0<I6O=O2d)b(8y;9{_Najt&4IhW|~j!IC)rzrltN
z-2ecG{4rXzwf{0&0ARykCI8<p4=3fNLVKP0z+M4C_hvFS8|C;>!2d%1EL{R7UK*+`
z4N?D#EvoPN*kNpmYJf?^gf9W0T8dd&Kg=IaZEZ8u_$7cvVhLy~_I-aF6X*b52ALLY
z$b#%|04MS<00+R4R0RC9-8%hgng52`0N|8A3dmo@JpLiY{MB6n8~+dtQe2_5d-+-u
z6CjDw*b_henR!4J{Gn$OF9FO+F|!8MU#iZ(!5K3jyvg~GqNq_xQ;h_Vfv3VdILhs_
zS-U9OFH1rI$Awu2<!%%+d(MaomA;h)YYcl~`DpIvwh;>+j=s4{HUN1FRR52j@He{v
zAYROLJgzfp5E;#)Dr*7Va#_a`fT;YF&4IG~Lp%Twjo^<aF`Efi(Aqj9160r|rwb5N
z<f@}o0oX^bP~{&`=8q9Is|)B^DYS_IeM!#xO!Y%uad9n4&@1^6kbLSsBq@MJWcktc
zO5gy*(9j=0=x^i75wLZNYQ;ZT&j%pW1nB&KL>cmJe*>0yKZ{=x(FWI73i-gI{qtG?
zB?XKL-~oj}nausT{5ZmYYVh9=^xr0rV_T~t*)|~Z{tJfz1OPenpC3330qeH<KU|3;
z0N(Q#VDg8s`iDC62QCW#hz~Pq*dI8~&!i-%K85xKL3e<~)JMq4$Wvjk>jv1_;Rk?f
z^>+j<R0W7ufWZpD*2IqfiJq-9nE+KMkb8ame-A%*9~}emW&Ss?${i4*?*7d%`Ja5H
zHUPGR@4i+GXyDcR2yLeEP%}$A1-WLYD+5Id<tqch>VPP|G|W=M`~FBPzI`f>o<_xq
zV0opmgeNqfIqJKu+$y3{cKhJP(gJ0n9bkZ5P<LfDG`5Txv6?%3e;JczJNhrg1K`4#
zb=$r?KeWCkL?;~q@G5|d0{fr5OFj3$v0NYY4C)6O_EGjP=;{V*JOxsH=t%WH{h8ER
z7A(ns5lgp!;u2suy#0qaL*O>*_FrZV;+^)l{s91P_7_bxd;N#H0{#>4{)4*u=;^H}
z27us1l=fGQJ^BuSeEyWQATz8?3d2~QNBV1Y{%`Qgu}WF{$md_2&#`n~JneX(31ebd
zm(f0sjv%EP^8mzOZT#;YaopH0*kF5O=UInK0R@03cTJ71qkv=vO75f>fa>yC1LXA6
z&ulyvj7(D)RHMAz+@rtQPh_c=_a*bVXXTISqPa~eWDgK!+72)4x77qeC-)wf<i{`X
zvg7SN`UHg~Pyu?^@&nYO1sTA`8Bm$>0WEmq`3VxWElR%ru+-2L#vEChz$y3jV*qUY
zbC4{4>S+KRFQp%8wiP#oe>4}R8&A!??**y=Yv$k&Ujyh7wy4GRn3AT5@)@e7cq+g{
zfD-^h75+aEo2IZg@z3tG%SBD$h<%09&<=dJfgvw~Z!!{`vsBp}i2}o|S#Jqw%i-y>
zFFr-nOlIi|_#X_Kr5CL9M}z`MakrSRfR6G9b<^1_h>B9wrij0M<huXyQNMqmN*zcW
zd$cEb0Y=lAMCB)b1`R4ejK=(@X7u60P@bN0)VY#V69A%vdC0#H^8g^~<68o}JKK+g
z{fCYM&@+a)GY>W{bAw)7<Fwyb7v)I|<4>nomACgZUV~Cy>-EHD(YDwq52qz1V4s4U
zz%9pjkWD8(eLpSbV2Yl(nFLO(AdDe6;$YepEGXQ1hm#44JIQDDy8gJO);h=<C3xmc
zu$(U|@7U`=?g=tGK|&A}RMc~M{JLY{l9(PnrXA@<O4>865|(_K&zgEdI$-?DI%E@z
zbMs^!uXAX7XLNyV*kH}sk^#EQT0mYEf3dG<4(-;^4Hwyu_*VXlPLk#{dl87B0JbVR
z(}2C~v{XqqcHq%dJEb6?Yk6}AtX=WtVw~6Wc6NHTXY`r#q_E>3x7c1SZ0+B5e<iQ+
z7_d6CMla6Z*rpb!Z5v<td+!9st<*@e58bb$!w(F+$}`|ek(fl-$^-H0q?@7fa+%>!
zbeN$*Sm&vwuW5~L8Hs<DcgfVfjIBW=PDi^}qGIje+$2kZ5h0}whCmlx+_YKYWWzHc
zH4X+%Vm?U<F}VC)gj*Ndc2cZ`coU_^Evk|q1$i^sqW308E{=6PtbCx`zmDj}=Dai^
zC>(9rqx!>V34JvuMj_z}6=e%wU2>L*!cx@@0L7FfSz^>nz0aG?;10uP`O4=&_!phU
zFAlp!O5~i_)0N^bSap4K9-ge~F7CTffe(G}2uF&~!J?lYnP#NdBsJb=QYQbQnQV{a
zLCLxfCQxC(<id=jFC-uQ>ff^ouLq*5@>qv+3V{(dB@&*l0quz0ax}Psxs0=k%2Sl!
z5KSI9V<*L5{tM^Z0rFDv6feq>GY$7qkx`Xjc7;w!2O}4gWYCT52)(>lDF(85W8u4t
zofn-O;n8>dhAA{yY|8rT#Z{0od0apr@Z?Gnf@H0heh$!R<gA+vjQ;XkUb@xttR9r-
z-9^}P3RQL!8`l5{RAz8~a&GcfOR6o6z6PR5pbl3$@pN^~+B}!=JC4>YqV!hI6uk)j
ztkr1))8Z037m2k4ZjEDH^qR8DGSRVq>8cH0Z=t++Ttl9(#i`Gb^c}6lFME>uk~A&>
zryigMvPGGxZ<LrI#X(3=ra);}t}ix3c0}|8<&Ci%LUK@W*Rz?S{o)P@R`!#;UU8gJ
z==fjTtFw;u6$9pf5%%8e49s|0cW5+>)DZ+^;Y9!{ST{L$vWZ9Nt_;?D4g2%Z9o4re
z1xvZ_9112GWBw@AfH`f<sPji1c(^J`SX@S0;olDUBmxsPI~OT}0wYJ|K5-s1^rE#Y
zVM=$}s58m;2CUi8!b7~<d+;~}`B&~YsGQf7ft{T94+{n$@D{m0A7&bP!#Zn9%NEI~
z%aGzzNT0KU42=qQzkHj5yuz0ubfHYa-h5$W=Y6)NlNgiHg_hHk2~WR|);8QX&MWuk
z7+NAw_=ci=rH9KPWpCY4f-Q1wF+wL@1NBCMJ8g-<F%q{EtDBfb(FVHih(+>qt0|$M
z^wofY=!oU;KI$2LplwJFLuwCcsP9qNI(LtF<Yl+c*-dOmed@i$+oDy$#q1zM6O{7W
zHz2q1xS@4n(}w9l@NRMF^Nrk+6gi$-QL%T7_U%Aq>2Q3B>c;A=ndsuz&zuL55aRGD
zx8KW+oF$aX*6S$K=ZdTDSEUu%B7fQ(jB3_~U;3WBH%C*wV$d>iSySowQ4$j<vmIo#
zi_fTnoe#dF$Y5U{O_>afDhbi>QfOglF-Y#Zz;abl_%$Q}Yg8`wN7$G4r$YuZWm9xm
zeMK96Vyo3ZCtaBk=Kn-aK;QOY1gEv7f#r|@)ns{4CuJo_P|o;Wk=EQ`U>iSfzDK2U
zlgEUJJ#v#l`Kw_<4O}&8^Fm^BV|W6#)&f#`>aC^ooyKTK^QZ8z;d}BaZ)Z=>Q#WZ_
z0x6vrDoO%<=DK}gFw&oTiRdv9IX*mR^0t=~x1T3{B*BIRH7hZpj;<B8(d%yrnZ-oS
zHSfFx$n-~3plE{&21gFvZ%7BJO3ee3XkRNuG&o*5FLE;GyjqTLK$kD4shVwQ9!~V^
zyy(Tji<o*y+*4~Spwz0*pLx$u-i-HC6m#I{^sf7^f%?;V%i$y7%sEE&T|<QiwrlZK
zzy?Bc;c|AgMq+Ps=nKn<mG24-C*PfYCKspuiVp%;ToiA-^uQER)}f+bNhtd3@_N7=
z#>=8ZC9B_RnpB1M#8cBF;(EGl&q?Py3p6BJN#<6*3kezBYsCghD^Pbbbe>O6oKMPW
z)`@5-h|u_aO5k}0&@zkDx8V!@NgNa%Ees>AwQw?E<X}+3!4bK2=l87-Rg2D^tz@T<
z?6g!5e)B!{azFzc@(y4>qIN5lc54EwO7E}6sdKoIGQ-a2X_BEG0wnJc)FDf}np~!>
z+qNRzTGi#vn)0pLzYEdert@+cC0(~1r`>nZVxUldqeO!V+wnCS-|m9<-!^!0a|x(N
zmf&r~fEQW3xZ%RSBNbz=0Y}<QylRPP?)8*(7fLM)fJUe<@T+8;L!zCerPxa)mZlB?
zgEE<1vNr4Wj7RgNgbzYnq6jNsRS=y)v(7zZw~ZEnwWJ=1Nz3|K=dtD-J*IO@)ES9P
zMJ)Gxs&_}H@xswEtllfrh+VK~h2TF~&N$*NgvtG;2|kIzG(~-U3y{j}A<HH#&RK64
zy-o#x8Gknvg+*P%i_$=p=%l?FYK0=M>dwnV8igdLd#`jiPC!EO5n=_WiV-0LjxJ_x
zAT!n`;0BRkB8WFRVLcu-mMkh(%soLLt@<_vqch5W>ZSQDVt}_W<p4K<oAC6c=&5Fy
z!aG}&ydOVXh)_9HOFs#$y>cUTmD_YuGXlx*8|0eyV?Kiwf{<^Il=&uTz&8!WCqI(_
zLW3^EHa-0`Xh~uMx4<^{k{WU$jb62_i+pt8cx;UW0vKRi0vkL1GA$@v0vtW-jxjD)
zN64eJNovGR*uAGqGo3HS#WUFliMk#q7|=Ha0jyD_f!{#u81gY^1$%=M4`aYb*<gRq
zy3w=PRL)IH#DbfqgYTtspK{U|pjoLNg5>iP%7EJMYR7|*CAg~(@v%jI?MjtKT7`b!
zg)1uI$fRS3&vzF+o8=o}!ndA4X>9YtsYGcqJ;*4?X4+z0b56`M{Tr022pMl&mp40o
z5uxd+heu$UzFT^2Z;?N<YE5l(FBO-$5jEB)^3K~VQ&An9<>lnYYH!8}C6?&tNN(lc
zVG*rPHQjQ2(pxt5E}B1wuhZ%@X(8Y_K68w=asI3@$fZcDt+FlHY7LBNTXItb98+|G
z^f^(y9z}{w4voPWLeIQvKnWD7H42NV(d^472y?kFLh&QJXKD)go-U+`$XYo1yBySc
z#~o)GnQ&3CMKnS)REf}>hk)7inKoX&zYel=@&#rlcZh&@9XSxoCGg*&px<N1QBXq;
z2l`s7aSl}80e+tAvjeka`<sV-+UoC)_lsM=N@hR~LK^Y@cGSXZR6)kT045q6Tx_~Z
zS9feB4X+gXy4S7OUC6wQ5j_0#eeLGz?Tc^|;d9cW_4@Y?X15|2<`inQ#ev{^NUV;x
zCs~)Li^ILkE5R!Q@8~ZZc28gW^z>hduyugc`nNrO;g-C~v;1xXez~qoSzEukKe;e=
zNaAJE(B@3sPM^+uORP~FP3wrIKi<AAnmE`-jo!{>Z66P90#4L!_QU(8U$;*vZnSEU
zbEgN-z0!GJVpqnkt>XsLqH7<g^Y*86KS#OsY<KAf5l3t&2A4t#?;<~Kv3p*+x!H$j
zT+Uw$3p{@gu2T3tFY8u#rliBm%M<m=p<VIpNaQgzi}Us{HiPfQ;o0oT#EW4z5zcwI
zqOuc3_q%8N=JJrAd4zY9@?l)>?xC)cGW|~0<xY0H&bQKLsk3Zx`(f`6+#a0wHyZqo
z2kqc~+|KTZ0aKcG4m@$kUWX>_9)4Wh+b7C<^xAt?_~=?;f<dL~-^C{^TVFso(dve!
z%I^dgB=E{Ru1;?x%K3Gi*eD)PS=pcje!8BqWY-smYhS#5rBr;fzY_4;TStz4kiJUl
zAR46^8ZPVbxR+IY*V$)P*&02W-rBQGJg7l7iT5xrCf8=gf8%JA&d)H=c;)C2o^Q**
zG#sI5_7>IpDt~ABB=hJdu%4vkm;9d4I_Uj$zvCTlMibuZAztO&(b(kP>UGKNn1L_c
zchEZYe)$;f{SyALzT>?{{BD2gc!k^RN!oE6Sv8<SMtaJx#nz3Lt2M7<udp3db7?rr
z<M{<JlToG3S7}n*&OW1+ubP+hhqib1O)zhv<Y#dKt%8S^#~%Dd-d)}unfO@z#L6WS
z^zX#fnW`j3By$!&IT<mTKznsAF?CczG{;YrC3_YU(8&;ga`Ak2ri97BMujhcj)g};
z*+otY!fi)2&fT$3Ws>oV^SFh-q}DpMKF2o|9J%7$Izhpy641L<iF<tAeK8~HERch;
zaek~*{XGbOj)#XXo1{nd_U5kgc)0c2GtQPM`U=8h!#duP?vczx1aI$9-m;G5hH2ij
z8$383*HRRHGePxwbBPP&=p{{@$s-U4@ied<oCcvpoD==<dwm9e(2XzjzLt}NgQUq@
zePtXmV&!}5169Qa_}9-6Bi5VP@Ym6dd=pznPjFfnF%(xLRA1A8m5WqvW(?8l4xD$!
zMyx+q5b&xh!{jWF_CVC_;!g{`qO{v{X04MVVdQJ!#kMTEe>tzL-O(9=7yCl4?)2F4
z&?(eUX1FVad8xBiMjNa7;7tSzyM9eV2;r{z5}|mpZfc_ORCiOnJB|^w)N~%>Aw)+T
z+p)P1Zg$hK!wZFu@cz_;|3%_Ju9)KG*qSL&a_a3a_@+`)d}q)5!T!;gmk2650iXO`
z7BLqs$~0H+F&9#EeC(Oc>q}le`13BUz<aJZS+26+a)I_uDpDz$5;<=kRHsPJnphIh
zkNmSTXD=-Lk}~G_r|IBuTLnz&16!Ikas{F}oi7Txxf3Fmuu9m#CO6p+(1+i~vb}v}
z^r+rynPN)fbFHWK+t4rN!Dow0Sx`2tiy1@=_?CKwAa1lPF!<5<oa<M($3q>QX|<gj
zxnJ|a(XW)Kd#iNl+w<-)?9i*V9loLUH##u4WV{9Ogha4`uIbVZ@69jnS|>Hs2E#xm
zhN5f#m?zI;R{|wX)FKRW<?A|JRSJqXxJ;JkXmq(8&2lgqS*C_RdJ}|t?GGScbqLZ5
z%P%?E&-Yt3aCIwZO}Qi|7kzWaOB{p`9TbYjYA=}B+8*_ACBfdTeWWrs<Rcaxde*2y
z?lZM=6+caB*x5aOxk4{1znsy)YBWoj&2*LI7|)?(a?X?|J<<-chvW_GGZ`coo(Mw3
z_)MyYMIc^-ZzBO~$tXP4<kF1%0=%Tyu-XH=>!wgjsZy|4U;<eYoMhl2tHv)6SHk~3
zV8O+O=f_GzWOO*SY0zc3kldR6UU?t`eYnwQ2*RgRB=AmA3+Kr6QaH$Q$w_`UZr~*O
zRkeU;l;er1Lov&Hhr6ix$Yi3XY`%o`)5f+C?*cGr%>}^*x;^mw{G$lFf7cnRLLBU~
zKT6G4Su!o(Y+K4qzSpZ=Nxz8a5n1+MA#6zFWt?W8anLUIJBwivKH(C<6B6l4>_TR@
zSpj*xd2W}`@b}!d`rJu*xAAl)LA84{)!`u_%vAHt^`#)JX$=G{9S2o&k<5gd?AfKt
zxwo}{9@#4WoL2gom}@{yG@|hmuCNWy7`H;K-mz}}SfhyQr+SevoR6;Hk12;4I$yB2
zUA&GuJTZhw*1Q24a{oe5KZd%WRDvt11Wzb4fq@vOgy37L3MO+zs)!Z*<`RS0J06%&
zL5A#YIhlYbm=UjMv_4?9vTU^wWp#^%u}8e_cx!sDKRmU7YzM~630=*q=(N4Cuy=ce
z{r00NYDkh5IwWNAbZhJy`h9M_f6iAHT2AtKSKy*U#4#conykggTzQQmR<{A|_5|C#
z?)`}NKA%p~$#-+gy8R}6cl2<QO-f2`3p2WSXy70MLDc3FL-G#H5@rN!_huFYbM^`B
zo^~tR%{z8*Uj5O$t!Us8pPs%s88P}H;ZD!Lef~A5-KjnK^%7Vq!}FGQr}sdQt{b#a
z`<mlxiXf?=deZx|-5ZgBB|>VIkAhapGv+L6P-C;}7cIs|?4_JUR2mzcaa&0$eeIkb
zVR;4Ra^82B_W*W${<MkoE%%8aXIKCA6=HmP_&Yk#X^&f<CHVlkn9oTmP;HbiBI5QW
zub+BPZ|<gV8iIvp@EB932Z%fu<Lk~MNVemS`%cbfYg<OvW6>Xs=blzxULpfn!ZLMk
zE>29C9>%Tv_I27#yd;qq)*-!}n3C5hnom0hVd=qpLL}esh@Kfnp3&{ZCZ9@m<d&0o
z#lo^3pggd>-y!5AK|fIgfdfGTO$KmCD`vS0p+N!xEh7T~!2zKF+1Rt{m|B@S=os5r
z(3k)NAprgNPlf8D-IgknCtf>2&#fP>R7#%}XETSM2wJx?lUN<muo69e4#E@|6B<%Q
z-w4$^4{0R}s8a*J1V8o4Z?2}b-zXV?iBV4uV;sgax3c2WPPC?tYdcIQ@K4@-I_Njl
z5#0|>qHZVNB*bB23<mLGQu)yY4^##F1gk-6Xe9K3n3h5miL`YxZEWcL(aI$V@#TZ-
zE{EzjWU_<dIwqu3Fd#z=_uXs}^E)x{(8-MJ0hkfPu}W_{1t2HDu4;)7IS@inNF57d
zZ1;9^jZlO!@~rES9MzPeao<Wv5VVDKVYv92KR3$iwu^_QXADkH7{}u+yc9z&M5W>c
zE>}%;0VV8LwGVE9EidI+A_Y*ssZ^PFuAz>Q{bu2Y5&+jhV|QWXxe@+tcd^SQPL2#o
zLMO05!)-+!53rGiAkpZGVU+rfWz!5=_Tfc6l=A80379q@kv_>By(C@O^XML{h@%k8
zo@8eA@(=PD^MYdGLl{`6a6uh@Qv<e*?fH)BA|qldk+K;UZ^`9Sg`%{PjqSUaw^R~e
zz3G~m2PZ(Jmz1w?n$uDI)kw>rMnZc(%rj06$SqNbz)jb=bro(herVjQ@TW82VICt;
z0?aN-LkeH;Hu<9w%zd1biXi=ydImM~@wU3vcy_=gQ&G%$bkGJR)oTd#=mj2AFh1k&
z%MdQ7v)zXk#8^$QFmxR0TS}3JMV^y#H_vBq+HWGTQT5rh$FYCydywfk>TeVU+%PU!
zWJy6gtbJ6Rw<*Lva-g4!)KInomG5ydDIIr!XpACvR5ob_pZq+^B-sYqXqPAJxbGfK
z(yUK+@~IJO6m?{BwokFzq`hjdu%gS4J`cMv2OAl>xh}<sEh`7xIN!4mz2-drP|@sJ
zq||hQL=KIydGdRN9pkKoLu0NCs^?r@HN!Wn#V_Gfy?r1&jLIad>!u!qSSTKfqO7pL
za0jCTE4dqu*ds66tjxI;s8;v*q^OXg*dl&xsA5`h3&B==+9EqA1=UPX2TQMj&8;q!
z0uKI-;r?4`(R93hVb_G#gT4_pA%Uu_oyxHeY30YlGRv)+lQ2akQ1Sy-HhH|t7Z;S`
z>xfEqHTTcG(?tlokz1<;Lo7p=I($aj0U&{27$s;FD}sYs#vT~Nk&k}O0zgMBzh`pT
zYt3F9gi1bE$sTW&RfLCGR5IL`oZ79ER{J+XVB&O~uipDCGA$>=eRPAo);l>p6{1KU
zv^*!w$j?S$>0luAeBb8@_BZy#-)iDQORJlU4x+11u5hR$kYWlUzlQ4#J9y>uhRE)J
zYlP|z)0|%y7Vh`v*us=1EkwQzc$<DCn($W1klBApmo{7@80&Uab77aK$MVv>TEx7+
zB8|`FGwtfDxbF<~Paf1;A;E|g#(C3*e8SGKwHl+8_A${r1lK-$-Okc6qr@_l_d_C<
zLjS}KsetJ+^fFMsO!r83OcTa4d?XtBej#u4yT>M2a#wiK9P!gBa(5`D)Sf2uKx&!i
zG%iKf+t!a_8D=KYN0_LPdo&JfaU48E<FHrrK03EJHr7d@P?|NOsQQwtjDs3ttfe;2
zhDy!R8qHs6;OSmddOzjE!cP^l`O6`n<1{@C+(TNair6%1Y^{GhFWJKq3O+?P^LjPU
za6^sKc1(a}OnH~c7CqB32x!6g+4{_O*YR6?2M6kb11<4n!lVzKbHB+|387ZUz6G~j
z$i9Wtd;TF!AhA%9#2vptZO|hCyK{h=kK&4*9JjEge0K(#<Z9)kvpn26&_BHL{@Fwg
z|J>isRFz<0Y=9A3I--%K(aWK3Y`*@>ILwTHo1Bt1Y)G@`;ou{CO{7RHYCA21n(Q&r
zXR=Tb1?*aE*V(%AzVu23XSosh9hmLCZa%Nr!akX^=M}x$LD^~@{SwjWZYuM^07ryv
zTA9qKdbTI2ZCiNi9`z9fY}&o_;8VmFL%%egu_msSTynkeb^lF|Mr7eEGks^SUz)gM
z-<%cwBi~?P%<Uw|G?OFxTG|zGg1C256xPbmgd;sJ>31rE6Ql0xUO;b}EO2oGMzCJ5
z1P=~=xm0vAg;Y05LKvV|UqS`X2DNVy`!&3^fyke0VYgr<QrwprEvk;M0N-kiuV=$g
zW~2_b^5aj+9Z?56?^L)t%t9lrLGP~g$8;dRfpYdA$KVLG5RGUhH$%;vXk+a0gzjIk
zud}L=^f*nBMTUA&DoHC`wwy$V04@|eGg%5Lt^+x%>()cOD6)>rg8B;-rf5X3nwm{a
zOSLD#U%Pg1XNx1ptnXS2VV`HG2NxOZV<=5w#Tl83bdZCStmPn>ZxI}I*JomR+xW|N
zqfG8pSt)-@=p6ThSVKWPsp}nYZOCQuSa9LQj~i}py*B!C<+96AI~#<RVn8G^h1e^l
zsMKwL=d^DdJEON{=ukS!#x*t2!>uQTPhs;I|3VT47i!3Ehm06=FVK$uD6HsIF3^rt
zo@Ws1tXn7Y!sCPeXlA#3)ZLbm$~ru=D>GQu*=@6OX!4NscD>^^b>7oJf_H91t8L$)
z^a9Sh*7@5s+~bv}rp899PN7~GPt%#hB_=WHS99el+=%(^;$c#dFQ@$d?0uWYS`C<<
z+QyRi;l;R+aqC##=@?yFYyHHw(v;=h9K<EauQ7cjaF1mb8WD-G{w{2TBw2pT&<EW9
zp0FFd6z@Sdm0v`9nMxEc2l-Vo`Sx^^)Xt2oYE5t9(d#*yFbFDp?e$57#L=o3kq!Ru
z%$1-1`>cZX4&#fT9w?CVAq5cZznxXkm^fHk{7)wpCvE2T%VM!KFKyn!ZAZx_?keco
z4(7jh*^tN=IjA+vB&^0ydOv{@@P8ga=>irXIf{HdKaW#tBr2x(4CY%S*3-gB7+VbT
zBPHR{Kv{V&?Y+`*sr6xCF{d$e1*Uhg$UknoP*rVt;X%{d%A$@&ee1O^7`eJhdvSs7
zrIA4SCuy9#zW(;zozv^D_A>|-Z1mH}J6-!ol7(`M2vXnqjPiSuwuA=WwwPMD^v&6|
zFwS_LMj80^^+sffhV+QJ6>r(LN_R>vZ#LWDxcZ^hK`q41qPB$4XUiJ?xR<#$C%<aW
z#b*cGx?hq2A9<+L^O@JV$2+{%9&7UcXQ40S<x9?iuAB9Rk)YP~blT;P)do~5XL=1M
zUS+EmzI$Vl{dU+p>Vxy4Lx(2Vo5O;}@e?SoNk|qvJiK?yjejOKlUbfM!G)X3&xgl@
zVpqkIH#98=xw4ZvXYV}ni^^zpHEeh9rbw)y{EmVmK<ffMU;oB>J5q71r6r4%^p<_U
z9Eq&y+9LvXpZBiV!|R33-j>PQYGzS_pL^*iR<{S!TBe%^4b{y5GNNO?R<-YC9^&>g
zyA=68pX!!Z-+AadZ7aC;wP|Cn?PW_EuYC{NcBf0yq2XctY2uN?j%0qzn{X;HUNK%j
ze;I5y_a2qgMK_n{wMbpsgkq*l7Q~qC?72%?&><s+6`1@jtb|fXC}7F@>Mcp;`wokK
zzB1ZTTK#D9@v9dv60C19lD_xGZSQ!31aYCESb*<x784Qe==`VH_rmaesoM-}Ynyol
znGJS-CHj7i%E;Bu<AM9Qq`+LFd@3!<rX@cZVHMbw&jtpTTz1Vw(trnQl9G!@q)$%{
z!ZwdByjt$)mweY{ep+K~xL@wYkMVdTS&w*=i_TghCTI=`slL?t8Xf4O_^D4F923Pn
z8v3gVpQH-q!F&DJKHUx24hOMiwzUaZ;_WxTFdZGXq>W97Ex+5iQ159~Le~hek<D1o
z-gaxvXC2cgu`~FzmJVf&A+Tv*B#HXFdA-m_YJ=>BuS-)nufE>P2=m&N`*3lWpy%{C
zQ7Y3U29C9Uhe9v&*2y!zAybxwYTwOZ=3kwTZ%O81t0h4nE%VR`&&=jvDuNC&wB~mS
zz46$#L*0%p7U#N!`LJYpM0$DZSsn<MOE=zUm_w)TtkNkPz6QO~waOcFbxUVkZ56$1
zJd|F^Y?d*oy^cREIQpGA2G4{(tS6s_&dg_f3Yr#m#LI~?{s^;eu9M+V6?RVkBEL9<
zgfwKK2i;7aYbo9CY!)=eTwWkT1@`R*tF%GALX|mYDnQ=<px22~Jv65(FqTUnyuB>r
zyAX`{MMygNB2;koE)G2()?|Qg&aRvYBY}~S>$U_32S?bDME8L#DG<@t{)C0lJyI>W
z`XaN@R!S%uqty2$)k<>l?*!nfD27j16`4|6NENjR@cCY8)t^JfLlPYgm<X?g(-q=C
zw0soS<d7%~vEv-EN0~s&4vyZ-gT-u=Mc3n=vYNO_PK|!mOSITIcGsb-GSAhHIc$-#
z3H=<$%*fs=ofQ*}RYK9|?dnYxbs|tO{f^5>OCFgv=ch0k5D|4FiF(843}NMLM;CaD
z83mi`<_@b_R+q=%Bk?|oUHg6kO~hj*7JFHVYD@#Mq4Y^|S3=?~yiMgMzFv&SF(|Ww
z-#=kr#Y8wsi;l4I1RXAr2<Zu4(RL$BFgCDE#;*KmZICqTAnS>t)&IrH?zF4cXVuv~
zmi}Gs{ivw{zIJOr?`d+(Dgn9P#OOzrWY9}->%+L)c@1OYaW_Q2LaU_^k+?}*^G`x8
z!5$C-40y{d<$J8aSmiaTm$Q-=)$k1hd1H>37-2ny%NK1oqTiJh<#F$1ewd$a92{I`
z6c0R|sJlFbf1QD~i5ocUZ5M;(Kf6@q4U!|iyZYOJdDsad_pf$hOS^<@ytC`z-kyeK
zL-wN_*jewsZ!O!qo(?a+Igm|enrLr3->+cTt(GCXpj5W5nG37ArB>Ro`>x!(c{#g*
z!h60BXW+nTK3#8|HHxBFdOL!Pi}68L(rU-_R5g$)(^WuFs_ImhSBabIO$SioN6B)!
zpjgAmTDM-gy>i$*yHoN;_j6`okDt2;T2CFaBNu%;S5zi&lx9pV;^JhdmuAO;v6EiJ
zd03?_6mPj2;F4W3tCx=J{sb6W85<W1**6K?^UPUoz_)|<+J(vbJG2HgN+4%5AB4xF
zb@aSmL>v99%i;o;xD0ZXTd54PrX<j6WYg3D3sYL?`@Jy|XbdM=v^N!+sf&)x_Ls80
zTCV4KWvX!=OQS^Ntf|ahK$(6!7=0?zV<KwU-_r%_Ej{mbQST^Py-fY?lpzHKiQ>K&
zH%W&fXs_+Gt!rz;k2l~pyH>&h{XSlpE=!w~wu;;g1OzzLZ=bdt{j=6AHVQFXz8Wtq
z6!G?0&%9R|>y3F_F<CnAK*Y`TRDG4#<nj8E@c=y2x#Q$u&Jz3eDxo0@0S{HWot`cV
zBDG&=hX6Sh4~v(|lAVu;CVd3+h?Ld)9OjAAnm+jOF4o|D8Ie&CD{?i)9~VZaMya~O
z^{VBNeFuaC@9uRV>r*Y)qqvDKCYfJW4L1ah$CZ7$w@GRyD6gSAoaV!ZeL(l`fPf|p
zMor@mvLe0R3cIPkEIu6+CWz+vwNTCA%iRYsY%MeTqK=zjD7mwW70|>B{()nl2ugwG
z7(iuU{e=9icdy({R|G>eCHO?xgh^6OjKb$fxE|yU?K8}ZeZ(+*8^FAEe7RYDT=wGT
z@qON!jDahkDwa6lmA$C}z3htuck?bM_N`>R6c)H>m~6D)w3*OoiL%WNQ0Uo@a24ut
zCaS%L#^|uyhEABRE{)$y;$Cq-!HJKp35{JJL`+A9tnKkxkF5npp1Yh=s`Fp)2nnO+
z*24>-Y#R<U?^Wnu$d(LcaziPtX{&Opbh!H8N;-9rPuiPNHoMS#9_Cgb%M{AK;}3my
z+d_@M7J?~aO<I79@;Zk5S(R3!?D>iu;ou|csiS1Ktne);=z0{q{rzyX@2zV{w~@MD
zMR>=R4w7~2j$&)0Zk5A=RaRDJ*_~mJga^NYX6;;wGNB_zPN!~DVv2|MuIe@Br4Y5$
zSAExdYa;{e$-Z_<=mrE7Ztd4frS`mMt*wtNHac}G5mwDeFpkyqd)q6y$L4{a#p!;_
z`QxCY`*~HDh3$F$QJl3qIJjDeMQ<1BIxbF<4Qv?qv!Ku;H2DaWFNw>iJ-u2kNZd!d
z65p90I|f#JFNfWzur<6}>$+?~>r)M@KVo4vU3A=^`w`=XsvEj}5q0r5kPNhbta;UL
zw)P<v$1shWepYPaswL)wx7#~p*TafCK%-8O>KUtM!8OP*QBE_3l>e+ouB^YaRfA>A
zf(uhfSoW2gwv(qPf{d5Ku4JBzgKddJ(Jdqyi0A@CHy81IEJ~KpH5@h3>8vbf|GoCA
z(gHo}W%0$v4Q}GwJL9qsJ<D>fRwxs}pd0OS-x`8O@MM8(t|>F8^m{S~x2=~GRg{S=
zSMzhv%<H|&juOYV?LNcuEp1?@a7@D;&W<N0$jWv9y0G8zxX{+o{XF7&cyAiu?NYSl
zR)sNv?W+#<xvZ>uhX47`=#C^hYhH+gfz_@gusj=i5^GXUPipz4vD}j2T(Rb~jC@yq
z^&;=b?XZ)|#Y1!Qnhr1Tm{;wnzL(beBlwe_Y7gd#x$2(4K=<xLrGaTilC$VOrXA=?
z)Le`jrE}hzZDyMhiwcg{0|ljl?}n1I75GV|Xzg>G2&7*r7Cj1w8ltFGD}J6E!7Sd{
zmXa;&s~*ngdia(GdK-#PXIf%-xSE)4eqWrLK~kcIm!?jq&`4F+D=o+|9qlfvDJUV%
zRmV$JcTsd=I&~oRw+JFyx&2u2@QsBD7H#6py+;f@vrbl{)~4`8tl7n=gDh6vMd25b
z7E_rHia7NOnMN#4>LhJgzWr5>pLLrzP3q{!A9gu|T-2#UfVXIPGey__<xxDi^e;t*
zibpMZ#apqpW@tR|uu9w<-f=Q}vwQt*D4Oa&e#}v?kV4x<k>>Rg7|Z7rHwPXY@Q-gc
zL|ir)BFjQo4*8`k1goDV)5O44Xt2rrQq<y#*IAfqxX7?5X?Ef3pet2xl>Jy+u7d%n
zJTmA~niV)jd9vYd_nI$7Oy3eU3PubH_YU|hmo52dk(Ks$_+m87QX-p$6j$pm^2RjO
zJYOFVr_sG3&8NF#YQ7vu_fH$ldCiQF76(!$WMp68=4<oFQ*)6^=8lcVxIGHh+vHP)
za<K9q?IO>1N7oP?t*jI$$tp^+mY(JsSpVuI8!k0!yD3;G%}t+{hPI|?DRx31yAt)g
z$|nky#wIoE@cg>v_Z2=%FRQnn60hCrFkrghvnJcP>iZ29nO%+HCg55(#d?&w^L^`d
zDlzcdKynrzJ;_SVMUEwfi?z)v|Hzw4tJ!dqdl7Nw8a+HW^##(Bo=h7#_Nd#_#`<Lg
zuHs8^Ls+@*%ZhLg9HnTBC?^@e;{{q^w_G*UY_;KT>A*OAZH~7>fmIn|Q1kbu>ZzP^
zW+J|s0er&J;&?;~;&0zve~WLxgJ;LAqwA*Bh$-6hx|4zR3s^1*CBmbp&90kkEaR6h
z=Xy3OS6B*<UsfT7{TzO+tGIiEuw}<Bqi|m=(W(purOmrXnS;vEY^j0L^_lWVDN$(9
z6eVutVWYbQ)3UKWb*c>3p2sXcU)7yQ#ZTXy!E9|d@phpON8`}VVUuFw19RD0!?4tl
zlZ9KKkdP`I*OrtSL8r>^F=FIYQ&(mVqGLuikjh-ehdbNBCZXk{Raw<;kqXI3n}^6+
z+DG5&#nsN)TPy1_nepG)224-yShpgwfe$C%e%NIK3Z9Xk@4Nie_tt5pn4|dOWHk{f
zXD8Qg=VK*@-QXJxM<lp;BkswLf#`LZ3qc^k1@A6YkI24T?6??Sm^++g#x4q<lBO^)
zV}KBN)|=(BbTTvK!f`Pa?HneNTSePLX^WEGL^L;;;c~nAs)H7>Qko}{{({au+Jj@M
z{Y*9^OR0!vfT}n$qe3k7*nB2BUMoYX#s(Un1R8u`?n@G6Lj72(ToS@u-PT5U5E>d6
z6|yYFw-7zHb_%T)9FIZG8(A_(;^vXFV02U0r1t#wu<Fi4)*M5W4vu-EY4DvVRtY~u
zC82(`Vt&$|ON#jy+)J{t!~X%eKu5oGs)3E0N3-O98>zn0&NPPxhoylAkM-ljFLD<6
zU%j3Z09k{X)DkgXK0x={i!%(L_A08Ht7tmZyK!=ted%phe%%%yvcJ%iDKAS@f`S>!
zZbkwG%T(`FE8E*g(cQBXJ-%HuG&h|O_CNkE_QO_DP13&Esa%il{_umh+&+3uLdQcu
zE}h{Q($MJG)x8!Dv^r{TqE#RM+HYPQ|9Q9yz_Z_46`$M37x;jh#Am3>iB`B!7R^N6
zU%I64oY83DB}FK66QO<jIWG;W8KD_pGHw4>MBTZl>au$C$eP7#F!$@AEb^xhA9KG^
zM!WUU8xapTBnu0CtNn9v;s6PBEfm2{HW6i-xruhCH;~3|mzt-Y14CTGOf~n<Uq^R;
z5VuS`bXWG!SIPMTktgm-Bm<F$u%g!{AeLMRBeV#NwC0WS6mR_AbntW|fJYUdftlRs
zd9yF*ZF_3X-Yl9SxA3+xBdA4h(Q*e)@x1188?cp#o1*<6@jhCcJ-WXjj;@PIyV;WE
z(gn1bWHMnJ)C}&4OLubX0-%z93t5?fPl4VgZXnSapewr_+J;NX!u!5nh5iF@y(W|!
zUry7_JWw=-r19y5K5V|<Z@)Vf7kI(!GLmscC0d)N7q2GmGl}l#tyD#Ml759AyLa6I
z7RwN@4&;O<;08C|5KA4_0jp3*_W%|GplK*+h>?oWig5CKd1>rO4ACQ;E`2hUz<2Qq
zOVt8QZ|<(|<g^Ns5=y+n8$X@T6G#}yDP9S?*Qjr;XS4+I9fsqW$GD?+GrckK`rhIp
z0HB~i<kTt0ZagJJPg0XeRCvYHd3&_~IlJI*R<hDVy0uuVUU#BUPa^OV?m)8XduM|F
z?L(*!G@%>1vi3dL<e*7HK;60V1$9u9MgmLd$#1*gY8?~8vNsDE#egeTAWHO42e1n*
zHm#x8Fr33K-1o73eOI{szSs4nzZ&`vocGdhk|#q(bUYmsO=Nw2V91{II-ZV{l${*7
zU(uHWa+X~fGKLqQ%(OOw9pVZCQ$Cue3y3L5*ZSjJVhCy$gWw=paTE)ZGMJr?Ygq4F
z8AbmB`l;t2TG#XXh-b+#B}CeF;N;N5j2y(+)Psztm*|z=l^s_C|3<2|Fo+Ug^klKo
z5ulof0Gpf9vpnqMEdl{*c?eL?Xvr6W0QDRMKrf!flz;=-!YJ?JudLT<8Ff5y-a+qL
zbjyt#I%&FYyxz$75Y3j)fKY}Ck;&iWR|s{E$9~s?cJE2+58Hov2h@w^yFko{4|Q69
ztkMofr-iMK@E+l%6WlevLu5Un@5GmIZaKdBJI14n-S3@`PY04Iidt(EqG&C<DE)X8
zwN_7{Xf>lZ_G8MZwY~#IZ4BPx$*4AQL3YZE+en_B3;D&^kh#G7U)>uiH*Y2Skw1xs
zh&PtLXYxbbIqz}w#}Xf?QQ_F128MoeDe%dLJ+KLvJ1EvX`y{r%$^AXst-byB2Z1-q
zrg^uwx7YEX?cG?f<bLEo;?_&K9-Eq&WqoSwA+A^CzvwM<KlS0q!;8w?9~cQ8MLqC&
z3zQ;}vy}@Q0&f*Y-%pfwJMYH@W-W@mwBbB|c_@y)^t{z)AaIfNtu5H|*1y;DYOObQ
z_tmuC)qedPHh7CQW<5HJ8?#1Ta>YmFA?nSrVPv>DtsldCV6wY?_Ii_Rs}bg=l!nKW
z=Y@nhIkIjTmpeH!HDA<eazE-Qe16hwcRqbQIc@%qM!D=0Orq>oKT|(TJKMqA%HNN6
zr6sjEnu4sjx<&dmF8_S0=Z)#1zA5Xj9h9bXM3;lNM1pW16oKi9>g_2$4JjtbCwd$z
zXrC%3Jn&TqNTt&}dI!R@Pq_$Rty&zquqS-mu-~D5MMy&)!iRt}-EMv^6u)SnaFXL=
zKAKmSiRP5_SW^35y}&t1cu8$-kK>Zssn+wUP(hUc_u{p8Dcg%K+s%{TJI%yOMj!K8
zNt<pCFH^QDil*X{;aQ&|?Idl}Bsh?L%17<0MWKzCNo|mTLU{ATfiaDhg!7O2XkJ++
znis9TIeCG)`Nxvl@~F{Vv`H!3TZc#T2rDEm(kG>C&mEbR)Q;rtIbtSrrgjAULcJY*
z%%`_&OJODFh69gJ84OH5<fC<Uu3^~ckZiThI6n{=QCQhY_9-91D@#Q1qOBw&E))s-
zRFb+RH6Yq-i<TmTfQcF@NnMg!?on1tUHuLxeNWqaKgS{Ecvn(x0Q1dY`a74NuFN+o
z^8L1gPqZ7sagN0qmKo1=)FxD{yw!eP=2`5ew>*+Oke88X@xH3^1I`aGE{;FGJAbo*
zZ_@l`DHJPj<Ls4JZ^9+^Gfr!FI-T*L8@v_t--7ZiUb9ipF9b(Nl?vYCAbH%Z$u{vw
zi)5R4Oy*>pctlnqhzD3E+r;CFO}0@<C1I8gkM<>JqfD6RS<-5PTf2t}vpWpw52nPL
zwKaYhl|GZwniu;ACx_zF4|;B}SH*GG!C*`UT!vSB6>)IdZXLFj-MSn&IG^|VxOMR!
z`l9kTcolCh+TyD-@UC>H{Wx(cv8<`2{m63%y^MKfY#3FC;ct>Kktdb00Uw-kDs$-3
z0p{ees^L}6uRT<`>SawUV-Hufq^nf2&hLl+(9?*&Kny<)-d497cF8n-{L|lobAjEV
z*RS;S0}PL39AFY~btsq)SWRWNnE2w}t%}OG)=>q8X;3D@Rp*eYFd3a>R;A0N4G7#T
zRG>pavvsjQ7%00Ce@Al=a_vwy8x4y-9_(zQkU@YW;54H=<BU2y-at^U8l+)5j?Tcx
zuntww)SYl6SrJVgFGKmP=m-3Pno>CO|Cby1>zrbC8E?%B{hu@|%((rZ#}WlOGuRaM
zY8Lrm1G32n8^GT*S)qo<$tD|Yb|OLctiqI91j3;0P&q^U@ZItG#bG-J9@V!|+T8KS
z;|mQOVTpwnaD<I2;m9l|jZwnF!jTkv53okFhF}yNnRBvf2}d5?rDF!Xgd<4V-%9}_
zX7wqvrhN!?X(8o14ZEGHz8!Kgq`Y%W!(PCUJ!Qfmt$>QB5C#d~{Gas(Dp+{K(Nva4
z4SyjNfnFrhg#ZlxNc6n{RZ2xcRA3R*P6>-qaoX8I0QMU6G|e+UmEOj(A=PTbZd0Xi
za7fZ2g(TD8mJxb3XX8ZkEE^-jiiM-;&8SfNQy8z){0M|#u@Gw2M%6$h1IVuT!2~^>
zOkC(YR?pOTOgDI(5fKso`RikAA}PGoB`ht%N@LOLp^9S?z+dAiH;R#cL499YiVc7E
zFHx@+erQsgVWuwArHjHut{C5;F40v8)r-N|%&bQ^+i0q}x?wog8fSy!;JKcKTu9hG
z^cNc*sPELWs6aM7s1W7*^u4Pol{ofO<yAGI2Vm?^XRZB<LveJ_X&wLh5RjHT#_iCJ
z5|0J;VxC}F38j}9N=yD)DA&*tM*K>@9{A#6R?+grT#2P0HFzbK_D3reL2ap43J+rG
zBdHuM#Jsv|iy?NbAw<o96S+xYOQ?oentsulAOx>a*oW=Er1*2s`|6DWlc~&L2n^Q6
zN1PaKhy!Kf0p^BRDg=iB8^Y657jZy^&BYBW69RHmTLV;byu2Gx1=n6u(3Jo?szCXK
z$AQ$bZG>vFvQA1AIiyx2YdaJZL`#cR@#)>x?$&Blga!8=5t^r`Yo2Yu2igGqQxBm^
zBSz26)sG#%Pa9p8z6LcIV-EwBQ@$FT!y0>JloWOg{;qm?XBTIb6E=cD4}H4HY+&!;
zAL4BP{G9Mg2|41pTDh4>WeALVI1MQ+ba4qe%H2exp=U7Y<?JR>*y!LNq#`><r|st9
z<NBM~`Ay3>o@EIILqA3X=rBxfLL8ALIgq$O_^1;ZQ0J5|CfAVRy^u10eA+(|d!o{y
z|5tmAy;U*v0W3mPu`a3&_JL6~99tEy<X@NQK+tph&U7$QP~o+l6aypxk!_{`MlMl`
z83ose0^JA%3RXKKiY8LAdU+?hJi0aQD>^|Bb=u>$1@R#KaaC~S<2m7nfu*TH7Xt^6
z%PzavFn3B^*yWM97|*B90uQXHLsZlPEIfR0*AVo~vu!AyVdpI{O^p=Jb0l^g;a{1?
zL`j_qA&O4!D3J$}<jOpzd)vi4R>g3{BIhxYjSRJ;4Z_ZnrNSVJ0Yh+lK7O?cacB)r
z%7U=D$!4oaLkuy1CVK9gYAhpO(FJk$xz_|J_%GL#N(V3?r%3fYS*(yk28J-RtEI3h
zyrG{u#Sb>MwMB0omNs1+#3vgPBUnZg%4k9q+D@%Dru|BrUfT4O-e$5<nX66LZ$ucM
zMQd?PQeE0~IG@NZ*AlG|H(k%Y6hEF~)0^)Po4?CshVzU4i%)UZZ|&_HM+{LAcW;Go
zs`}BwPfrGwDGAG$lEArZ<GX~(y%mc__4XCS%7lb6AwipumGuA@v&>OAit_sOI^N(K
z&)1|I?2X}B^jD`$NcxqfJ&;+6Xl*!|j%9?NqW$XB&nmg*>Q7FS+-`WHO_F_mgNER5
z$jqMgzP_F$g&1u8)G2DSC!e6x?tLQ8#?sq|A5Q-~lxzw2^UJ;bI2K=e-=+6mdfz;t
z%L3#-)X88nBrkO@U+>2i<Aq0&+;S^_<$>fAvbxe+k3b#OpH2`*1_m*^ZI3t%^QYHs
z{EQqEJeo$RpV|aDB5BFElg}anM7XFzqeU!$4=bYq%NGqu^EXF4z;OH~1;?3(QXWuv
zK+Bc2M}B7Tr|9&Q^LF$65Q)?lLcV30BUsmKbJJolT+JP2wsiDYrz{1#`rI9$Ih8z5
zpt_Bs-UqVsaAM%f9ipu?8bVWwKQ%9qhZqqj_|_1SeW_x1KdK&#leQu(lz4HClL~!V
z7)RCwp`!<vcjD}{jdZ`k-4n9)*puT7$?^GV+lo=uy5(u$`pY^FoOE}cJvS0FC~O*A
z42>~sXZy6h`FB8q{ifx)-_3?)v1XiNqknpiauCI&Kp%=RVeW_SU|J!P2H!Tnh0Qxs
zi7nok>gC8_nM#@E&u$kiWA8+Fte>`Pxv0L?sBQ75NRXw0g6Lm6XR1GRhli+M|5kfu
zs^=s5cB8g!Me@zLll-AOJVf&6CU`ZMjPEpRJ5~gzvwHYvHO5Y}JamVL2wr_=2|qh*
zACrS;t<85ErUQ}&y%Or$c@q7>TNtS>cRif$1T{|Nu7@hd51`Uh>bysLAMuyrQ3x(N
zc8Z-v6u1`^M<q<25r=nd4*RGCAWXfV1#+^x@YhW&h~bf{bk-J1UOOno26hJmEQ-h(
zgA~=b5z;giDZ|f6^MlN#71*dUaIt)Wixhh;T)OC#<9s`zm3a)0y4lRrFN>5tbfA}Z
zMsU_ZtAtJdP+6obRivyKr<oX0Rw;YDT%4v#SuqTVDs)*bg=Z;KR;_id9tzi++?Eus
zV!?x?c3(t>mr<x};@lNosf^k77)_h(wE?<Xqv?59Dg(!DOO=5PGHnPry2w&xF?H=u
z@A6?Kpk87?El+3XK-BZ?=u#r;5>XeG8B9R#WtJ+_hgwW1U&i0HxWfb@%2H)fwqc5<
zEPTbyTns);s;wySG4E1k#u#}@PSR9}phpp<$~aLil8^YX5^|J~<0xvL90l=A>(a1u
zQ6?Xi$wxE2EM^p7oPkwz^3h99Z?@YI%~E@chb=-U)+WDs9+k>yPB0-~p)#s$7VZ~5
zPsK8B`JN4h7&x2CUSk+R3p`D*$}soL@}t>hnm69x4u3pS-GtM#1R%HS&{4`tCKXYB
zpvH?_EFKqUrqxOSQr1e%f~8(ot<<t&+4rni#+A+U*>t^H<ElTmN!LzYm_>iIVi~7r
zY12!aes~l?$GF#kRzgz{wY2GFH|1%nii0UDG7b%tHeF^baTCH<k=>fpUY)WbY;N-3
zUse@TZiAM=rt9~gQv6_W0dH^TrI!`U${M6?Y8`+Mh<hs&i_TI}g}Xd?35I$^1_f4b
z5@c~~kK`fHk0>&z)!-?NRc88T6!gfNSXV4VCssWh3^H!lw$(5<-~47qT0eKngs`h4
z6SCA5%k(5EB(AQXIz??}unVkM7Rf3VVky1v()%vG@1%8jSugxYsTckuRxFE5cDbYf
zs1w6XFSnP^7b(#D^MxP}{nRGp5eZGkGr_EI84)f=;W9p~%pF|L+`&jJ^uCY5KZ&;P
zEo<16VSzF%@SSo8NtM;})Kgj9Lgw<7pRs}p-7i;-poNaSbe^*+P%OorJO$orD1W6#
z94RovB1=@^&2+}rG)5myNd+_69aQ-%t?^00AU4EY=dITZI`wa=79XF|t|kq;RV>oE
z=#BHUmbI_?bfVdo;C240`khzyN)O#3AH}f%Wc5S-7<Lq&f%p+5i6OoTW^i=E=CD4u
z-0w>{HxQD?f7xC5>*}e_F78S>*WVyTbv6dVXIlg)EHP=Q0d#ztqXbYgsPq7q&jaAx
z&9N<5-PNxGzGRs0De-@a|GyLdr?W#ZtN@T*wUe$MxuuK;TWU$Alkm;|S#MMxFFP~v
z{Sk^24<>FvSwdw2pt##@vNMsXn4ggq&9iKr_z?>LZ5oR6a-7EqTix6;Vdck{#nKl5
zN=$o<qfO?T)0Y8IYaBiI`ahdnsQILY94UsgcL))2!R3D<+S={gvr#3MUS2GnyY^2B
zrcc|g!*=uZ<g~qaIdHmP#OLGI#e0ZK<!>tloipY=vShh3#|{l-=W!7KMb`eQX2_)E
z0K&D!4@+75XB7BXfpc?1B?zgX2|R`;)S65g-}n?!j6o^}Emsr<nR6MSYBrHc5y39M
zKWuPHgEUP}8HTXP7-XYL<WVAzdnJGjYqAXEmB`~K;D?uWTJNRi3)-dlXDQ~wpi1b+
zmidA<`GU;sJsbWo@HMqt&d`B2n338nXBQjhemwS(t^VL6^?w*OOXyKn|523!m{2?}
z%1oa{8H6TxpoAVJ^muvD<3}t0({`ylY1bc;0g?T{zGv|trfZ(hoa?n3S5M49>n}Eh
zHuQM0C}aL;=^sYT(wvv(yfo)gRHQt4_@kUWd}-!fzqOt6204V*TAP&pU{@oYEJ|~(
zx4DHl=X&O)*ujuOl9!OpH!rLHlvRH+?tZ5ieW$GY!<zo6a|s(4`v)h7NGLd?qyqX|
zT>3$;tm3z@Rs2F{#=7WFtzkH>#2q}gpf<HOH)TKA)dp+B{XurMe(sb3VONI+WT|WZ
z=qZw-HZ!Su)^K98i}h2dh|R7pu;x$cc0cG{poIQWMfETEfokY8p?F-1nGz_Y=w%80
zEJupU4g3_948~pW!4>0vm;3kGlXuDRf?o%3nOc0lfWJWsxXdtQ@VL5W7we}sfezac
z0fAp}d?60@o4;!^2hUHM?G9aI5$%u1lv#tzmo><kYk%~&Qnn2|C{HU)uJ=;rksZ8v
zIgmr1^!xqrACIeQhODbw4ZXHbd7o?mYDo0;ci@(T4cOV<xzrEfE^C$nDFea=d=9*c
zD>M3Kl;Dedw<;>%aNmPfG4aK%{29sr6Sq5&myHKqI`(^oW4~@NZU|>E5b5t|f}`C^
zr9)LpXp-pT!OrHYZ~`|ytJ@RP;lvxr*{8$kF{l+F-F@N?X%0GbAeGUlkJ5%kPp~fb
z@ib0P_<dZ1G0_kBV=@hfWAT?8_{AJmh?QXkG>i(4bBEb>>%)@S1cu$=abaN>8>K5H
zENlP~Kq!g9Ar}$}bP5+Ie)kK%uO@z)3Z}kiMF&UYosKLF)A5Ghq|<XIPN&|fth_b+
z@cbBq)RhF9?NH`Lwqoqm#v~lMkD5d7c+6>(6oW~v{A5h#z(#zRi@Q;llTFDj)K1@@
z&cG1SO-TWJonlXl?ThQc?eDGp%vLwf@v%=oz1i3Y2WE;wq-+XPXkoacGT)@Z&!>8B
z@`cYI>Kp08ir!kJ>73LM(66>nQbY2)+tpEupDHGNt9i@{fBwWj<|2KyHrJyf?a%z>
zlZ8|y=|KZkuPVxG<F|Y&z26;vsC3#<0V~LQ`ip!tuP;2!-+5Puq9WQ+H9}|DqYvk3
zVd4zN;@lm;-W1M<SvEwU^KoHQzrsy;(6ZLib4Y%~1-JiLU9qgOn)?dp<d5^Sl*&ne
zk(2au?LPAyr2k_I7z@fE1!s=LKW`yo7D+i7TK+j7>9-bM>WK*RCHtrS_5~+<>T^!A
z>-Q%YNZAk(=1cao=KdKcd+KvOvTrZEr6nTFPrDzTz1y#Fny0_WNA#VAS21TNA;~M^
zbUGPL<0BJALK@QR+qG)vqW$R*x}AT_NB8E!>zL-*r;zY%2jL3w!SA_ZTsWBAKRe{@
z6Mjm4&PV&&!Xujf4+s0=%niKJwHr8t`RN=PEl~SbDsn)7=c2kXq?d}*Bu=^|g#UhV
zgA7r+GBAfs&z8{k7>mPfiyD}FUwtbBO6P|c7snspott)lRearc|5uHA{^)F+2xc9f
zjYnEUXX7!Mg&-c0H98v)u#C>e<BE;WqOJ#}1VrpTcxiFi;FiOuWbr-{477~ImZ!b$
zMc=tOB;6Qh<Cu37Qt^5=;^piCD<SW^yj|d4ztXc3bK?NhRztE2oNU0-Hg4;v(vthY
z?$Eg$gd4ZxXg@Z+?Tek*yj#I?ZnX(a+rP9UJdO&@#n3L^*?smcUnLmHrmrCYz;zDW
zG<{*4zS(4hJ-<W^_cnb^+feD9-s;<?+^uh(e!OU(p2!`1(LQ{4e137*)<F=y`DB4X
z_^=X$EMFR0n!olaWX@ZXB?@83=ky?qS^NWUk|7s@4fx=UQwb)?9hMM<AZEAUys$F&
z3*3HgcAs6WiAqECyfHz7RZ(pSg*-Sta_+yQ#PRW;$LFVQLnxV>?|9Gh;BB?uFxY!8
zd~5*qL*tLDmsU2wkP>Kk9@Fe5Xctx^253VDUC;aKjr{=d3K$Dnb@UnGQ2J@?PlK)-
zW<B7iD|d*PU6>mfxc{Dd0mek%_QDJM^ou*}-aR41j*%kdklmTc=V@8DqvxrCOFQ=I
zKF`G{WKy756By`>yAGJIWFX+LXSc!_R^)a%!plb6%Sp%Pu*S<+aQJ_N%<x6ZZo=O-
zS)hg|0y9nXr&b-CAB1=;fhdiXSx#g+9moO&rw5iec=>SfEQfO-;rS+tl}NZm!pI5d
z>ebGeFfi~#A>l({uwaNnis(W_)qc=hjpagy)fMN6jnCW7^FuTfu+S)*4ZGw3LuF!9
zzLEh%a~sWsMSpe5JhQ7+GAYNs^7x2L38(Tn!fKTGD<}<>jwOh(N<@_vE<Ye$48F-B
z{+E-?PShD(NbB_&Ihk}drvaPA8aY+x2%7X$rx?N>JxV*ZO#XcsLs9xm)2{uNWJENs
zL{LkLpb`dKsJp0+#(Z<UO91t#31X4KGL+bxJzmSK+z$<)LImaZ-2m|^H_SbIkw9wO
z5=dDl!|I_?YCoO{jsEJC-DX!SAf<wfVFdAh>@Z@1L{_3w`PLAsZpFH&R1xmoZ-0>e
z#PA8Aidx!JA=2tMTo=RQka3Eugu4_@%a6X;ON3EJK9@cw#Kz1&ENqB6bL_{S2j{J|
z&u?Pfkr#|7aXh$>n6RGIJS@EQF<w1pHLVmhU$8#XsY0(&7=G?#=Lnll9Y(+>_ApFf
zhD#Zn#M;A<vDqC1U5kj#f(g5Z*l$Yo*-J#e#^a}~jP6DHz?wyfHa)O(FqY53nB{OD
z4`Z&0|D}gfdKhJhR+jY8+ohD<U=S-lpBsi~35(*W?#uTtwk-XNx*ke?$3U&}96~G_
z<sgWdA@XMgW@E<!nInl`fe(pW!9lWJxRy!6%XApF_`5yoz-(DM46QJAgfMGNc(xJ>
zaugU&OIy+evKp*oagepH*9$56XV3XK+1bTgmS8m|b%vq<M!1?f<8OghQ{zgox_n@D
zhQT?o>U?WIlvuUIs>Nbe1GM4BgBkk8&8(FbO_+JEqyylHyv{AnR&6^NY^Z_I)rR4E
z9wTCmvFpfT$#ktjH+coKgswgxp>yPHEWRtia+RYj=GY;i-=r@9@rEyOu2Px_u|}6f
zdCMpi8f`(4r||HV@%{w)5f5J)ZeA1`Dc6dlF(^IvboHts>&LXRH!U5F=gNcTWVQ1I
z8Jtf6sMtj@fg(;KHc5`CdcDpcKXLZBx@33IUu<}s>ZYZSB30m1{F78MEDQf6HLmne
zmd`(#VQ?P*#GtMCLSeYVvYbolpOpT|^7<$9gw3+_A2OWd__+%4hG`x@mV07weYkmM
zDoXGAnA{Ud=PGI^MEewq&JIeqe|2Rpb5mB_2OthlUG^xmIsQ@|zf6^%umel%$$vzD
zMWsejK2sPVpG}XF{80Xi@<{mB#SgM`;XIB{nHV{i4h7%2kjsIEMM9=1Ch(`Q6LJQ%
zQ;;R`2n;ZUuW>fX3-bt^N(QCF9$!+~+99aEy=d<@4}~llqA5?7s@-bgC8WlcUc&Nu
z2{R1N;U&zsrf=yblwLxyUIMpNN$`go6J{?LcN0UQ&=RZ4WTkm}WB1QPnq%uK&*tGU
zco|!lEVC{JGv5@Rg^H}FjCzctO@^AQJ_bbd;An$4&I5+*4v%YMcCl^p578iW#Y3Nk
z-%hzG#-yKg*?kMVoE}&L=H&y-vmDNWm@Utsm2q_#1U*t?$61d&chJk&UyuzePr*KP
z3id~gI`YaEKM0bugU9nfzPTJwPN;LDGqvIhO>Z&aEsp4zGy6Qn{xU>s*)t)-#r7cR
zb3t)^vA_E$GHWwG24>SBB1Y&YV8HpwX32rjQSC3w2^Dq|{=Oz7OqWZi4cyFhHiFG>
z(c8%g*Xd|((z+>bXYuMy*r)a98^71-bg1U~Th(xz+Ty<E!%C>Wd{8~j-yA@Fz8$>E
z&~_QxE-<tmYrw}fHnYEr8{lSfSL#zIx1j~9E_;4My!w3Y4gutmnGr;-=eyU=@X8&p
zilHx@ZWm4Eg%h~K84UbeRnhsh`C<JvCHHSOYK<zTa%|HdoSwP2wz)2f?Y&9A6lL#I
zkDeIsBEoU{sZ*IW%*b0c5;U6mR9`@gpj>KPY3P^F(9bY9hozryzsS<kmzKULOW*pi
z-+?;q)cy{W@&k3d_^=<9m8IGdvOB8U;ttbZ=XfaZ)A<3)KY`}eJT$L0^a)_8Bk>H8
z8R940XtS&JcGz^nNk4bWYO}fV-kj!@XQz5KKh^7v45xh9yBaFS6+(6W+!?7}eO{`o
zBEETLeY>&E(Xt+LGOC+Os1-tX!{jEqqqLcG=}nSae$OoLp!^f$eWzh)vSJ|Rt|8`c
zxZH3xcT^Z#^;c&m{4<L@j^I5(z2gY1WpQ@Xp-z)QuvGDu8Q$^$VrWBEg-~W&=XcN@
zw|#=N<1lfS`s++2O*KAEMAwV3$*$_JHVOPJ$)8)^&z>ajn+?+`W`pjaEgmbYV7R&v
zWpjRZjOGwb#ODtmam%NO`c|WA*bg<(8=`KYpkaXF>cZ&#%<|pb|M(PrzTK$Wff!lK
z_QeP|-u}4-9JhRmfbTS_cG#t6+%o<i+MEdf%o2WFYd%H7cN<l`OJX9Q+@!aXaBIwB
zP+2Au3JN^8l;f69k@8;~)nBbhNNU`mnGJf}j_Bt3A0qlQOFEr~dxEIfDvg>Y4T<V@
zLkw3JVm{?*z-PuQbk8S9dac^186?plw^E-QsAw2sxPgJ@58S{c>yq%#EbQ;jj!*MP
zylMzET1Fb}W!;YM(r)M(Yoa^R;CbPBSSmGd$g5Uw)GR}d^Cr90>~>_2OQk-qXY`@@
z1bN3Uy*{38f-$P;gq|?QF?ySAP&5zS!6fnLADYh~@N6?awObnJBA9kS`J1vytaA^m
z{eHLGO%=n?hlkls9;ZFKxaxK*o16L@q-f8^NNGQF18;;5lFq>Hyb#XZzdt?~=kHHH
zowUTkp*T3%|M+`!_`dq~<h1#_IKB`E`_1@U)~fjYq}lG!H5Qo+@t87;VfnHc7<272
z7%CMzU05C}Di0NHT(me5W|ZX7QJB=-a>re0NF>%3)0>!dUg!72e>|?;S^U1b)vz<%
zef-nk!QfKtZ0}s^2XGU}9?3W$MMyT_bKp%}dAvxLjr!u=t)kW{ra4#@C~b5re;x(?
z#O+ShDI_GU#|ez%2IVTM^z|sI5!sBDZ%4p;9m13}N%ZkxXLD8NH>PGqp5t^l@dk4C
z=`eZ>fjmjNZbC_uzWh-tqfZ~D4U6u!F81*>PEW{&zdW}xa3|AXI2M1of&YX9F3d8=
z$}j>bMg_;Y!zQo>DA@#t-QjUzVHal;7B+wgAe6-5zzc~4)}J`>yI=TyHRqU(>64@J
zPN&xkI^NKmbf_(Jr{1Zoyw!gF{P=>-WXdxn@$rq1&W+38HGzwq<)o&<k^6W%r1k2@
zq*i@0=Cg<Mk5(ft?nZWx)pp0|P5!4dnCi!+)kX4X#p>PgD9p;wAX2x}odkoGw?D;y
z|3n93@Ly?*VBGHfJL#NlsGJOxJ2=`pRGhWM9PQ8g*;Cw4X0LpcezpFQ(lky6q2_cm
zY8%h*W|!w3>-d<+7q@;VaE4zx-ToEm%s=KN^<3fIbC4P|5N(iz$ldp@rZQE(2t*MR
z{ry?H16u`phkxZHwcX~(3zTZSKKcx~Q&e>Khm*h`6e-##F_pu=a#GpQiYTS0lZE;M
zsf^d3AC*5xqOAVNM`O#xq!&oz&vPVktG)lBGjamwhO`Ed&`&ep<RtpSYic5cI3vQi
z6E_%(lu3Q6WlYn!dXMVWoK#<Ur9Dga)K*KeRIlBmdMzi_7hZ|aQa!bURxH))_o!aa
zM|I0B?H8!lXQ`grKr5E&oA;=`nUm^Er`J<2R0!2&XhE9Pi0a8VIjO!Jdi@wN7ta}Z
zf6@8mAv3N;B6De44?jf6k$=od{N+&ZAW3ai;J@qP!SA^c{XX5*H~C1PrAkX2b~t$Z
zQgu9tzA8Sn=SBC+X)vDbc7on*5Gfq?RZhyM)M65JTpY(#TGs<2jo6g|`wh7XP`K2G
zO)omFKO*8M-{hqIa%lUOH+C)uu4w&HIL#f3;NLi-&Lu)=5!q8;=A`_>tNONoyV3Lq
z)0?3ndQg229Op~z1{8vEVq$lF3ZY9Y%fHJ<f5Tx#Q(Dps)c4Oy`@p}wM|*sillBX*
z@xxj;Qt^Wf^IZU^t&1?sE@eObn3MF&q3}V2d4$?W*LR)nO|LWYZd`vl0nU-zw%ySL
z!f*aDA1h3aHx~!@oW1`CxNvjh410n|CO|VmA7s)3kxq1-5i%8AaddoiTBvP4Iq7ua
z-(8YcivG^Yhs9qK=-4HRQT!GkDVv@<aPB(S{-6h9r@zQa@rB1eq<<t?q`1>3B2SS5
zP6-2~^(kN<|DBKA+o}D8MRc&RgH5}tbX>mBD1Ag&iqFS?=OpsNV;V-}LWA-VVJRFR
z|DBV_3$LmfkqeE%M}(#5d;E7!A}_plW<*Y{%BQ-c5n;C&k+<>@d1sj<8D`2GW9M3=
z>LwIL?QKTw?VQwJCXtS*ovNDfRBAWhA9gM}|3i_*=+At#-cK#LMMN9_^M{aIYBCw4
zNK6+IwsU^%2b0e65NqbEGw8Hs4&4L4=H$e}>zEJTxH~6a^jvq;8Qo$hV;BZkX1>Wu
z^M%(mEf7YGP@*~L`L{#y>f{VLyS3Lvt^;VWPOS?~qyET8>4Sy$YAyl?yY<7Xc|@`#
zWyxPxf8-?b!mDzrKw9qQ^r}et?e#qh5rTCfaPlE1kr!S|w~me}{0DLrNn|pIhfSPU
zKmB;oK0WEQ58ri8kB-g{FG7f-|1lpEOoibWCl(882sa4)0EPKoCn%Z|&C_;Uvg73R
z-F;RVe$B~?g<lYi7k&_^lVn9R<kLq3(ZkhY{5>C2S__YBh$+({xZ!_A=>f_XP|IaJ
zaVFD3cdaAMb$+pbaejZXklvd8DIZgg79Ilem4bt^MJ^H|GtN;@X@@BOJ13nN9tRPf
z(UZ&FkQ6DB%(N>SbiW22cSws0#Gd&k7s;!ZB~M>qddAuH9ri)Ht_O7^6mjrb1<HzK
z05)Me2zcUzA84O^$Vv8vx4mjlnjLtIi7xs8M{-koJn*`%s664|e4GgypM^{)Uj!Q#
z-r6n&8y5fE$8xY?;mz;&Vgs3Cc_2h4hJ>~``68c<FcmIa9ABB(K~zxP>z>I#%!L<=
ze`;Zgc(D{}YDw0`QsCI{!i%8S>HT{g)=`nZT>M2od$IVL_N1d^N^9$nbK0y)s;NAq
z?I@lvOQElpkS|N2yOxkIOW~A%cfQ;PGxjC<BA<QPS_(a;%0_-q1C#I}bQF^>ax!Kq
z6xlK|W+^n;5;A7-PihcUegTYeng4PtKjc$k+e@Ls=<r?0m2e{}?ZnJ=V}x8t#e&GJ
zJcS=ip}CfaA3F=5fj|mtiTJS;Sopj0gHSKk>K+fiLSeB_`7FrJQfMq?(!<Sj=c^m;
zoG3Fg-;H&~fg<=}*@ycjCYHnyYbp4#6dG%Z*2hvH-tWi{I&iT~$8gmj`K-pT3y-U2
z54VUy&y-8r(lK21M@}Lyyz03}<U-GskDMzPrO(Dx_ALH87pZIWZI<;M-4xD13_-*w
zGI!JY=5<Da=c5%6oaCT0!m&^gTlaNNx-Yyo-~aouI15P>9h8%RQ>l2OSizZ`I_ek8
zl!bQ*mXIln-@0KLnX>Q}`a3fPNh3O&5`LY}rc{^LrpV3ld7G5E@ML*S%EIzw@lOvJ
zmDl3(WO)tBym&GgQ3Y%&eMKFc*r$BfV}IeThbo8?H8Cu<SyMt@s{6=3<s|mPn}r!-
z7h3%>AurW`WS{a8d+`g>%n-ZKh+RTnssqVB<s|mPEAkm)7aF;X+suO0@!z=!z4R?-
z%kIq^2bxC2sl$9pi{wS^-u%A$7FEo|@yFwf<NcH4|JlDdKK=M+17H922LC0yuH%B}
zo7&qqju@gH<K9ZVd{*AJqcWGT-h{`#e@0D(P6w$1-QcZi6i;oPU&mvfzpMArQKgcv
zt9LwdACI50t9Lvmvs}a@vUc^32UvFXj>i?-)%)NrW3F!Dn3`ojO9$`ZmhVm^wKq)<
z6?X78v=uk?@LpTvcTt5$Q)={L|KQ|MT>3%J4fd*{>kbCvk<&$iu)T^nIBmBM+s)IH
z)Aruw!0CPwpO0G?@As;e%HLqF-dwZ=YGQg<!@ZS>Ka$_H#4UA=-%GVer!MqOCF@6?
zJLrjQ?d#dFgPCqM3B9=XV*@_SZ2vquz}$o0^eX4qUVq~DvUaa$4_CCD)6S}t^|9Ya
zCyeprl5;(Ib(3s0?6$B|$Ud2!b0RLfaq!kKx9M55Pi_+L{q6)cTf_iuUFg+u#Bc0Q
z*2Sk0(rsMPn+8;}ap(s(&OrDh)RLkOgX^Nw5K={r#pF8f11>ApH^hbW#l81EHOuh(
z(e$l5*c-1aAe2JN^Sb!xPuzw$$1~hI0j9imhF6$IHl0D{Ra6llj8fH?v23RJ-5(C_
z#O<{^oP7{)j8pIOOZiHIDqp#)!u{5DM-#cHhW<^WPm75j)|sHG#86z~o$t`%!$XG&
zOgxoj=oL{r<=|~BV{yGvlo8T0E45yjAXFQ6f|K%TzN?ru6AsF^7qZ-H$k)fk?NF9m
znq~3CXQf*mXp%sHrI#prb_2=qdINV|Xe14?8+MWt)kavXh_fMQacRb2nNoQ<9e1QA
z=W{1aFs$Bs!;WcP{p{aClMv*@J1grIZ(dhG?RssE)>;MBu5QaetKS+@6$D@1BKn9h
z(nk#%-9DE6wVpTz(r-8H+-%Eq@Of(Swt8LJmk6469Z3ZK6*{cnz_?09DMkaZ#vi(1
z&tO1mj`a3$dUJ_IBlWVRS2RJW5u<CN3sE8&ZI66vwK=_+4#+rMx;RRKi2|qJhc1W0
zy&U-6FSt&&NW%PqdMqqPQt7z5t0r;3x!vgmtFt-q$7EnA;Rg4_dUgX`b|ai<EKTds
zgRjY+OCucV7)<Vz!oHcJ2PIx*<aj-)(Osu|Ev^E8I%4nSj(?+<#k1gPSED=7U6aRy
zrEnm;)YCF>d($pG44xlPvld>2ztx>VEc`U4yCO%Xt6pHdF5Y`rxJgLTu`)0;VaM-x
zKBDNhqA!YZU0qLLS-fEvG3+sJG@W=+=icAQ4zo#mZgden&8?5=*18xZi2lRwop8ou
zzw6;c4}6_mCvPMzG?5mSAESF?`N>yY^ZRQxvA(`8cGx%6%k$ovdAcg3=BXW0#hoi>
zWVIZt^~R2VfI+#{`<Cg>24iYa4~EH2!0K~^Nk*V6if@wS2hMQp0C1s4^LRpQ2g2>%
zj3CdDO^6jf0(;z%RKZi|-l4edcvXzSTF5n42T1|M-wlSe{xs9|$pB)Op+8)c6R(R4
zxeguO-Cte$keO>pq+GFt0i*n^*E9>=uIKih>0p8%%x@7bca@~1c`P+m^5pX6*M%g}
zFK2S*@Wd9CD}^9By<g}707Vs5@OR+ir?Fc!76TGM<Gaq~-3V(*FKz~TsBSha>o#uM
z#uw*lGENCNgR5hA2$30r(POxwp!sw}IRQ#PLTnUe*2NJdRMr-kkX!1PmJdOj#9&HY
z3B3rRB6*gA6$zANs?wR)@I==MdPOMAY9Qy))72BPA1g8!|F;^|R125{+Zhzp?t<~3
zRMl5$>E-GuNCu)=tz{q?I0qS+PW;G7^Vt)gnzX=nqnc_>lZ-G(0YX295R|DM?>yB&
zD{Ln1fB+HJk&C;RUfk*5+2T$ApmDd9V;`DBvMOW+Ju-qoNr8VODrDNKtFS>(Nbazg
zhGr24^$5%o)PdR>cdvoc1~93Y1O<5j;t8&LvqJwT<H>Q@^Z!&H31xDzU=!4<St3Gg
zK(&v5ddcH*#75{ZHat%j@WSSXFV~Fr{P}$};m`MM`{3dhiwK>=)p_*HI|zJOxru<-
z@ZZG2I~6nj`3V2QO^$`#L`d^D&pv{kV{UnjvD`<{Zi=QgNxc0~?jzjWoM92#IL3=j
zgnqX(^lv)fOybB1%%-SjG97F{Cd0w5-?j96^_QFc-bwoq9dg#hJ~f^|ghYmIF5Stk
zix_<vVsL@|KA|LSgB%Y;lP2B>o-V~~>NVy3;sVuf9^IG`-N2{N4^`2u&^IJ61E#93
z3-jJLTUqzo7^%oTq8KGLO;h_r5`?<a%2~RL^+we$v|G2uiF!sEHxo?Ln>gDJi2-UW
zY>0dSuYdOh#Fe6SL||aA8)ww%jynh%+d<#zuB}VH(=|~cZG{hxwhoUZG_-pn{naK4
zr+jh}Zn-wr2vVghabkI#y94yv2_q|@8Il+TMcJo_ksvOJngtl-upcVxw9kr2X`6P|
z8VYvTwg`9kM7=6xgGR(S#Q`FW4e_fA9gXE}Xi7E}mS2zhMWPFq!r=IkP&+~K)HG4h
zO08NMI>lJI>9#J8`zpZW<L;}P=Zzyk{*%tUF<8riNP_GQ;DW1XHitE`-<dD6uT~8D
zJSAl81waH6fiHybliIHL)nzKlfusEQXKm7l7AZpEh!Wc`AGVKKn+Mj<H9Nk9^(CxF
zkm<f+%Y_3&baFikI<R^G_QOsW2iYl4#2(>SvIK`1ID!e`ukmPz(Qq}lXl!=<)hYAA
zuKpPB8Fzg&F(Uwi+!?a`PzB=OQ+F!2wXUWP5Xi&@K0tI2o3ykg6;VvQLY^Fr7JG#F
zDRV$>d5vEe3??PJoNpZ@{{Y5YGpdG!8w03L#b^?ASnp#KQV;q}fKpF>6KdZvO`m~Z
zw5zD)SD5*vsDz-Z+Smt}yz=3eMO=$~w%AAGGWqna7~<78xL2KEI_wPG;nl=0eWSM3
zs98E#1pepBt@;CZc${HuCpBbS6bvV?6kWY~*o#ANuk_+e@hsZL9V35_((@t+9%g<-
zJGV(9Na~)>SH~Mrqq`?8ONKl{tdJmYgZ<}viVe3$-dK$D#ok~q)}wv_r`XHhg0$ox
zQcH%}Z}(S`5qY0jBkyoTiM*E&dB?2HgS_W@RI)_gCGsvDc@Gu>c^l9ow`dGY>#t5(
z4t6y|-ZMxJsvslso->A%OnTvX+kg>GEHVMar*P>-;BDg7%g5UpAR=2LH3{hT{@3FS
zOJQH>)|&BlvgGE0x9?-ZtU(KgG(&)pz-@!k=aSEczdX1N?jm_AgVJPgL43*!w?Es)
zxz&IYY%d?!jyRhGYtOgVUWv6!tX(+PzFmMAx84kx!lwGGABP0|Bt{bH{+t<Z=QrdG
z)x^msw@(6WbYMYG2UBR;7;H8TutRIc^AL~o#RjUy+<I9^P0!$)CwNcR2NKk7g&r=O
zSZwb;>F0l($7)N6tvc+txuKt%(}ThhhSRn<J8a{BKJ0&N9*WbCC;uoWx~(8WjJ8c?
ze__ye70XkvE>f&xSQ`s1FVv=Fzs?9-hBuU2g4%oS=$!v!<!5F_mf(B&!1p~C=Rx6y
zEHBeOu0hQiE-z7diNXs<;n)c`RCnMugu#d{%e0cZe&^C;`Kt~`vq=();b{z)r;G=C
z_z6xNt%(m*v&Fli;sPpTJU;YCX(VG5DHE5JyZCB6a=Q(&y(Q=rnMwn%t-)f+Y}RPE
zn||m!V=4>++cH6ViOMQ(XUi(*ulw};26Z9;$wPeF$EjFv*c~sd_q%$)Wn!yixZJ?j
znr#Bgq<z$Uh1Y(q*z4U)ZxoB=;lJ=i0C6|^6HJS^9`Si+Yj{qVRDZ=EmR!`7fZ-f?
zI%7vZsyrZ18r2i}ROP@v&8T9Vwq6C3EfZI=;8C_5$v4vrhG_v~=_b4duWlVA5UHv>
zD9A(U;b9FZB2~=nFxRN((*-yIiXsTZD@r{_o_JK><I=mj!V*SA9%VXEy(B#GIffJH
z#TjVsH`Ik%j|Aoe`kIiSQNGLH&p)=MTEJiJR`gfv<OFr2JQP;Iowlmcxf2Liwv#EL
z4#_V{3^>mKoWzGPfEK<q*)-M>dwJ+IgAri&;P0zfUhLw{+HMvrz(x=y#2NVkbiQD$
zt2b@Tj!9DyC8cxv5O8{&w<wNTqxyXN&rsZto$-txIa_@{HnJ>adB18R(`Pfn@wgbX
zvC$du`St=SeTdSBDBOp*4Qi<IVkPaHmR>|Pg8^ZS$#e*k+qB0o&jdmuA41h7qFh(d
z0)-_5I+n`42}(expXn@VLwr6F|1AzqHfs2v31V8RcKQA9|65c;tk6{XI4DC&6~;cF
zG{R~|baoYGy4EpUSZPbB#AXg~ZX8+N2?_LJrM9GW8#zPx{@_HO?31~>Xv^pKsHRs~
z1{3c=mymkHZO$(U%}`OEu#68K+>^zdsLangy-xIOpad0LLj4T5TjBGl!ihZ(zfp}c
z3DBe21$kWKCxl8FQ}OibG;LA|6XjQI4@&>quq(e)clChQ<QN(JE`y*Nye^ZV?#ptO
zGbO*|5$KPnXM!Bs!}G(F!{$YVcB2BQG9_h%YN|0~fPuq8n6j!Smo1#TK-oGZaQC8O
zsHo~o?r>O-6GdE=97U-2gZ?l!S0GP!m?oXRV^_PmimeSh=8=QMpE|*+h7g{qijRTa
zTh?yy(f(&T7C*rPMw!7)8OKO`oXF#qj6(H8e=s1A=++yeQmS-gXuK*37con1kj%t1
z_)8bTs=yheE$TNuZ9+=}ap>HPVf7fOU+)|JP1EwMWpIv|&Z*gZw3GJ!`76A;j9i2c
zr8YPvjfdX0tc%DMl_O<VnG@EIRP~0xP(5OlRvs$fl@$0+1;@DIiQ<H`)DZaUFE{XM
zWruYq@eQ~yk9tc*A}e3AP0>h1QtP=|scnV_t<u#MICBe=8OuOdZQJ(vjy$_>yUJ6Y
zM;;aA%^c@<l+<YAT@f6Kmim3EA(cK8<0Ns|q$p<`m<YE;rKcQxpFk#xymFCwl#B>W
z)C{Qs27MsafhhuI(g=16LFxn3Elg%R3UVa}rj$x14c+|xP`p2W_kQE#^m9}>ofW$#
zfXPE&(A%wcjp5GosM;lAI+{%4!Sxt_rhbQ{3<$`oBVBYgFawP`Z%1oCG!L9pc8hx^
zE|cufR+9*ofvwyyuxYF#RDD@JA<OYsb{GD}df8+bZ*IDqTf05|eqTxq*dV$1SePoc
zPp*iZF-(PKToDEnc3a(e;xbH?QXflDDlHwR(hH?2$1M(18S=bSv|>k=4R<kIUWTd4
zFx4EwR7maW3{<$}arMn${hXs!h6n>UZ|q_8SEq~!yZVCmxn+z+1*i~xLG^E0FF}1l
zZ6t8Qn{Yyt0#;}5|Dnn&^_?z4Hm~S2Dlefx{t$glfc`~);Ezz6Y2e(^ID(UGCMwMQ
zn?PA|d1M^8QpKC_2lWL&0XBKaoDT~bqE3ygAQNV%ljo>2PFRMvV$&c7!Lzk$3|a6A
zg<k_##>76${Jj&!WSUc2(KL=d9?C)yGUO&BU90jfuze`E^W??pd0x>2yk_w(yblV(
zVWQbd0{7ojgtidoqfMstEO?qKLG3tfh5}nC(I3$-BE+la=abh0Pea$%Rp~5A0DMnh
zHBZ)1%8KYt*MyJOJV~aNaGnde9U^1W6UWekUhOvEQ|ciP8#?d6nW1dIVbK_(a;8-i
zA#mwVhbaUoQ+{vpgkO*(bO%#}Ow|COWNK0}nWBb18bx5a(UPNGWoq_7xh1kigsi!y
z_<J?*FHsc@r}d)^=X*lmW)b5Wf;<q0C}_-oYJU>1Capito4+HdAT|iDzebF?szxY*
zJPX`4=LQiw<rw_2f$PQp^ClFuqc=c{8)|GMUnvgiIhP3K3W#^uok<FK`|xD{;;>b4
z#1<P0L8@iTqtZrc=XRkua_sd2ZNMa!-l%Qp?!L&~N>#>WPWGdo6*-8RRPlP5O9kLb
zhd)^iA$GK5fun-q{zW8&_kKvWE}|HsRMTqjLJ4B1@>WfI7vpPxiavBRyBDd>Gf;t~
z3NvqC(4$jHP{=yfA^hAvzBnYi*FM~D#S2_ow{?{u0)nGH%`@&-Ogi62ddV~>x9YF9
zO#-NXke&3~g+1gES?xQRH16c@XAMfsOR{@ZRu7A9Ao&Ix66g+u67H-^T*|iddp_Oj
zjhtR*WT%K~wMNa3vO5%%wi{x&+8`eKt4)kRI2f-z7S|56J%Y&8D`;)(e5H*7+7%?^
zLDqqAoQpn4E}&Le@`sr}`b|y)eqmD(S1?9W5DCA>dMkA?F*&&wVJ3<{%LaT{=~UmV
zh04ESACba>Pz<+l$YZ;!UE68Y46$E>QIQMLlKVN9qTvoE8Az?e1pa`R$^HYtY!XE#
zc-j#A450vgyqdHx&Q=9*^O~rI+urgL0w&>)o3CRK6K#fL5C&8+8)ihwSJ^r;1oXd2
zLm^lEfo!C8B1?Fo_ZCJqLSI8ZFl{6QLJ<g$;@8FM21=Z^Qw`4)ptb|XO8Z#K2hylp
z;1QU4UsB?Y2S|$qELiRLkW3;um>^=CR0~SARM%<py?gu*IU1!_=jZ55m^Fzy*OI8S
zA;QJAESttY>Z}TfWk_sccj0fW2gU5-om!<<-*qzt4A>yKWLVTW6}YpCI@fbYouNa^
zsB_9<EM3&uU?%zEVn#WNI$J_3Q&WT#X_Fvz8FenB&V@&vC!MY(PS~{U&RaDc;4(<L
z9egxIRZPfn(v-*`1q-5-gb8ZG6Cyw;7!CkFNLVlyuOwiTC$1dw@8n;XVRJ~}0Tn?;
zG-2L&&NAk-W0@Lgh(VeX4Gg(W1`TPM88~U<kcvDBmpI%JpCSYoc21M**pC@=5FdZ3
zR&Xp1tfZj+YX!B#a3Du1Pxr#ZBU?xi3$85lebDB{kUL;l97qY_51&9R!}Te2lw56K
z62c<d*-fkIcsxd->!>s`7LV%h3!2A$f#F6c9bIKF*Ql~GdDX_DD$47A8)2^keLjw5
zLstqGq5<Bp2ah`}xQ*pUiM~kjL`pL{dY}a|b<?A{qo%DYfrP);(^(GZYQ$%Jl(Lk&
zY2bwbf<S%0fpe7nqrZh=fW2R(o!-RjNt@i>l;V`6PCRa?#%O8M##Zb@MNW|l#q*m!
zoe|O6%aJ)<!+}GC4l_`=YM-BJSlx#8M^R5b(@k8F$&pESYqe|;yEtl6+b!(fjK!Cs
ze~Tl7h=);As@Djdq2IDxSTZesfCk)1y~H-(DmI0%&L;8-T2;|ivSD_*g*V-3EbiQi
z+~}jm;lEHsgL<NSh|7g+`2~^jJ6fD!M|0|7wJ&q%XD+00UDEA5zM9hZVRC8z0LKdA
z&RJ*zPEmKvi#|X7=|DYrQm~ySyBzxibXP|Lf3)Knwpu3DAbm*M0mGHlmRla4Ml8_{
zJRiY4B%IPM)7^cf8jCcX97Gq<X->Iajaj1~>3cN(HIZ4MBY9Y_d_bfRhdn~bs0d?B
z8|=;ACpdT_FQls4-VnNZJnf>7`xra{CD3cY8<1`c5IMzvhVgM@jEkC%LV2s}hVCt%
zErdfM6rxccDSf#?FEu#sM0wh7fMtF+bZ)$^KzBTG<hg^Q+f?89m)^i`n~TETc6wK3
zL~<>aD0hQi&@WkIhLUz}(*mzFRB{2>f*@u+%sh~tqt(V%^bMc&>3Y>2c6xoU)1z86
z-NBbm*rl4^Bq57Io7L*J(PpXt4AlG%v_F)mM$|?E8l$^t2#$mjs0VZb>uTvEQ!Xgj
zyg|%bRr>;JD3%ODiRX0eyRC4Ny!ZweZYWN!im;#)AJE6z@^Jv-ssZcUn+CMaG4#<K
zZjkITiC0ZJdnL{%{^<28uEUMaXkP?9>Y)1NXMSURb38;dL3hM1<E(wU{E*_vmC97x
zZJ5q97$iVhWrN)`IWP8L$<{J|#8yzW^-RW;TGBy9rW1u^HZ%5iK`jw(A*_n_33hhL
z07-l$e`A~M@^hRNMf(SGuUKV6DV$8VB7X>Nd89=St*5kla;rNs%VP-4h#pIw_Q%7i
zlM%(GON_4XI<zZCC*7*_Uj}7tQX#)KYQJ*HOq7m68syHdiB~3RNM$Z3w=g{vp)~x{
zK9@<4Plv=6KIG|(3`!Xr1J+x>^-80ze|Qsp9y}#r8f3VIfvEbcP1Izq*9nAx2y9PQ
z^s(nV4O{`+sZ_Z12lW>{LDXk9C6Yawdb~$tiU)HduxYIKXm<KN+NH@5U}JaTLZ}yZ
zc5!W|vb$63Wnd2*G`mNW3Z^T$&v-ImGxr`1!ieP_O-e~F-5!lyq&VKAF$_!5D%o@?
z_h_gBObdSHy_Vn2O56}#x_cs9y%sjC?4y2<sBBj;PW6E|R-1GXR{;8#aO!at&Ze<#
zv}iy>hV`Mh48=IVF!R8qO%>AseiAiQ0+3W7+n)ZZ8vVp+^K^`b@Mhl)Ix_yjXV$L>
zMs=M2)?aU+qX8HjuAVd152(B#&NiR~1_kpa4G>zQgkNl_pkjuK4DlCyI;n4n%zVm6
zX}oP&7I4!*w(mgXeF3+goV082>KY-zD@yj2$5jxM3_r?HUJp_AnQ|wR545vIUiNxa
z#)3K<$`KAiemG4p1D2uVxGKEx6n!`~ZbISB?gXBqd;$t$uE@9sX&uRm4kDy?D-<J*
zFU2!I0Wh=G5vw-b38#1L*uL8^xbFr&R(D?x-)8~<A5wK}h!Tj_Ca0Z~z(EBH??byH
zD$t1^+Er1NpKAg;i1@4l*jan!7??s42CKDL+ici*>Qr~nHF(kA!>4?ZGiu2ZQ4;1{
z!1JtbQ&l4DHv|ZbQywvNC9Nqcx=O249cfUCvmxU=W8xPj4hH|+X;l8TiWuGSmx*X%
z2KfcHDWsZ>F6)PvVNeUVSJ!aP<W{_z)z0UARQpn|S$*!FiG5*kMt>K>;x#N??m;sV
z)?aN3BQ$-mO%~WhV*kWLrZ{vh2(7riAvwsxtSZa<o+2fssE%TU%2l>lkXjXiSh-0e
z!?WtZKzh>zJEo+pRg5`xTiUjAshB5XdU8Ut7jhTumG?S%$S5*M+fA1)_Q=xPGtv`(
z<*5-#=rFz-(uzZ1DqI+rLy}uL`#8feONi)Ja_b#d0o(B|HkNwoseaLj(=TK^6d}|;
zy?R@UI6{3L4}0hwPKYAh%*Q4^F@&Pvj34PzUnv@~Qx;HzGxKE`N6!Zyji}lfDPAs_
zxz`o9ZIio^<%Sh1z}W3dhrv1i=*iOk4vQ*b1Edwwt`1YA4PDGQVgTt$LNkiB5DfJP
zI7+|p_bP-X0cr6LvO>Jn+zHJLs)Y_u*x?SfouyYvCKYM8+VD*Jt4-?ef--Snt|0Q!
z%Dcy+c2rYODhskW1pldUp4^OA07X>3?f*)wlT;+$0jPvJP|lB<wc_#)xUuh`mKysd
z+Q#l8?SM`pzp7xvinN+bP6d=N;i2?1L~4hYs@!_kOgE;gF{q5K=8`&BGn0H9OhfX8
znuIh0YZVofacg>`CoKP&;AavG-b`Y_hPV@FEt|$V7A({CyD21?$TZgj>?VA1B^Mi>
zD1)%Esb^!rskc`P`QaEanE*vc+Zb>%vWx*QX(JTQ;v9`oEDLd!G2k)=ym8UuL`d0K
z7SV3GV<feXC{u(h*QX<wzJ~}=hx!Rv*NEM=EM~lu;mjBFxeTC)TaibvPLY#c-Bc;V
zu+-^J3ZsFG1h*?`>7}J1g@A}9d?re+3v&U-6Er-DF6)KaY2)s-+nY)+hteJ*-yOaO
z^4<{L>;r~`<t|hvpY%>f)4>>?3c-{+Q4bp>#HC1E3h0DK0RS-wkc1ss>Q8_bj1sX|
z0XWw2yFF_uK*Y$vDGm<U9ntuZi*SMu4A&d3HpqegYLgs%ral^BerD7yBk<&*Z*r)A
zImNM#rhh|X;r<erNr2dpaH#y2LKuA^lPAGo<W8!@T1tBbjFeS%keja9PO(?%xrh0$
zAwHG$OF2!St`;VU)!O+n)w*p5%sLzy{?w03LJI38R~saOqC(o~O~NqwAP<Lxx*<9i
za^k~{l&C-S7{CFk8lv;n$as_PNa3q=2K9ClaFT%k42j@u8f);6CYBkLHoJqC;Hh0Z
zb}=}lR~;!1u>q3q$1<ii@cxnod00aee(x-vz~Kkm9^`cYPB^Ue0hZJUi20kx0Wch%
zH<-540pQqoMopASAU{8c1K{3RCePx`ncl9NVviI-;<`Dp+=gY5!Kg7jslPg9LfF-`
z9oG<lIs=?y8Njq7SSWiuVAa=>upO>Kvy%H)r7nunuyvQ!<GJ{oKOL8WTZT}a0R_S2
zTOLOvb{X@KO*}S8gyEs|SLa|^LS}i4MbEP2A{=gl1BL9cf7Y-^N`cz?FPC^%3jHD&
zo$R?1uy#h+zZnIzeTPF%2s@KUkZfi}rzVnswtI(Dsnj-)TtiBHP(Pu@;1z8F4&dZb
z--%?W_tO)Tw`Y)1giI22Xs||{D{KyHbV!my|G0?j7dN|${$j%;Wmwy6Y6%Z%A+HMj
zcU^9Rj>r6lSz%#*WT-}#;Bbk-VZ`Db_|WozM2QbeeE7Ws#5Z<Hbn{1tznT^iw;>Gi
znXb2m8^~LUwslbpgh0gZzi6{s#$(a&Haf2j>>z`~QAiItm`FcKCsg7ZN>9OP+Sg7a
z4Kwzvum^Yud{*P@?%Ten<nIA|@(B}DZ=n1$VNbiTpv-I0zJ{$p0Ap0s5;6YguZ^95
z$*et+3W^@jN`*|_0^c!^gy&J=KzKQYL&LMW6btl_YZ3;*%rcY6LIQsAh=9Hl^@b9N
z|FM9)pJj#SlMv6wl`M6BP~uZ@lH2(~GYC(@TxEk}q?<)0uxVZ((%r0N(o^guBDA|o
z8FiEaXAgB{1&-ZL(7O$6lOfp966`K1*iG>`585?oW<%JgM7t&0{oZI-)g&T?$nDkR
zNXIrLs-NAkFbvDcfV%Woo4`#N&{CP=^6ha<=r36UNfvuhh9ypj2$Ljba(mLA09^=f
zQYTI#3>+q^lc_>(c7;xt9LNIJs#P;(MQq~i37tZj{eBl`QFPzqXv8Z8esL^maxFTY
z&KiMeO22(A_R(y_N1!fHyRm9>o)S$1WR!EF+d&ZKPNWhh(5$iZjaq;5sUMXVY?T`Z
z7z6;@u=<dxDI8nfPQC2oPqdxoC_bZtstgnMXH2KjI24K%W4}MSMJ_IYE+NaA<O=Gk
zC=>WGRA$q}0v4v|$H+Fyy$O>o8jy;p(Q1+=L)A~HY?ari%zxxaL7eYK_<N8P>Qe3&
z?niaQk~ZLk(;Z|K%eGE^@peyOS6WQZqbMzk+Dwi=9$!>QR%;b;b1qcdT66=U@2m7Z
zBvlOQ2XrRol2Cw<p`URlpOoPojb-GY#0>xV8zhor5KY5rRD*7!C9R*|sGsB+7p<W6
z!c3h)go&~`NQ~~wjU(VPqDib0l2r&aCFQ8}FZfMg<yO)?xxyFdKMLO-3P}~mK}L_;
z!)-$4wI(j|iKvv%qR*5_&ELKDM|$QP*hy8D^dWkqVj=;+KmBbCGG@5i@KE}zP4aaV
z7ImQ`k*q=4XQ~T`ynnXe171^EKA5zaSkme}ArEiHo5RW2U_4R&SmN3mOa*^?HjlMy
zTg9rMZ<<dP)=2*nDW<TOkglx)1iM&oPH#h=-Qhx$WhW=BF4t-OVe8!{BTMIYNu68H
z;yk{so!%>b+tRoF-o7oMZWoPU{o4+*8ak<S1PRRJW`*JX#Vz(ClQ1p<XE>%R(kO*-
zhHAVBVB;8}H+IkrQXU#6BSXm>(N%I=r>hPy(+O!%ObvQP2b(FKzb_8%MkuL?Hmx{P
z`u>b|hvdP0Dy&IaMSXMtqxs`blKX!@PUev}jCK!-Mss+xPVe8`Tt3R+#jPt7K{del
zu%r)Rxt_a*LmNo)qPBTy#zvLgn-r8#ObjcW493zu3<U#Qb`(xX4UP_)%DH3C%9-Rb
zSb#+GD0}YZ^a^!X26w-ya>x(WJC<k%=j;bQ<qd`Vf|w|(*9y<1zzWDSFe@s-3y_pR
zPJ?aZx`9n&4LJ=NY#jZw=^qzkc5w#q&#sn~Zz(k(T7U36Wx<zJR|V}EMjh%EVGA)+
zgG-dTq$qQS%XxsNA&HN#7G|hRpjiUV?+r9b=p(h*xzwxVRI)#p-?{Fj=#Lwjo<)Ck
zDrmu;9Hr1v_)Kl25CyOwuM&!7-E69(L)GutFO-3SoCyz!!qj7?f#Md38df){fIDhO
zQ02A*XN>Q+WPWm3I1hM|&p~Lzb-LFShNcAN*_%*x3&0V~hu}2EB99rvqr<DI8`0fq
z3Kh|m^AVhxL&pVrfkZ&;LdZLodncAVCwiV6B}6aW#fb=-f9XWzw^<R{UTzVoacK6q
zFEj7<SGGcuUrNYl<jdWtOKOpzz=yp;jdG<*(5VOK5UNlhsg>RkI}gZ9AqqpFg%EB0
zkw)7>C!JZ{S0lX?UQl^L2%Rb5cxN_JFI|7oxiplL<Gu`=;~5%i>4m|hVf0s<6wJ{S
z4l8val4X_U_C$l4gFI}QK&R;qnk{jo1%>k7K~s@JCWEvoEvAGMoUg3myOd0d-3LT+
z*2?LgxDc`Bdgkf7w<$q1lwUIm;;**5xAuFtdf9quk_bU5P7)zxk4xgOi!F&W0S;LR
zHx5%IK^}u&$>ovFWF6$0^U1KC9la4wX-4+^ZU1(od0)@nU+)iB52F<=X$cLKJK}?}
zWx!|I13r?;IpRH*#l*{aPZ{rdDe)eNeCN{6Rjbc6-1AZZj_lG#TRWi84AK^LJ9zWZ
zREQki4;IYgY=o2Ow7Wi<^wKf3Vdscr7Us;&IaIU=(gl&Q0nZOf7lH^H=}J3s4Y9qr
z!llnqGr2=^@3FoJ;su!~NW8`Z5eJQY%|r<vj$AE6m_YB=7^QIj4d53+4&l}pB!>dd
zzeWs=fz+xh9y3RCIul8ir^Yonf`?PZM}LBSqca?X`M-y)!=~(wjy}Nm(MPpHaoFg9
zjLcmLtGLS|Hq(i}hQgrTYbUruBX<fWBQYA4P*JCH>`#$T#-oN&qhW0Ap#3X_ezkX8
zKOTlj@Ul61K)t`^84OiD9(z<c&O=MtN!^|@uW5U#xlch!{xIQPXqb8*ijvPWrko)^
zhQW~P4;0FK2tZ(E6}3pK*cW@%)QfW@Tr&Fo`k}=<i(RVKIfIwwTgo8eg0E#mcPWEQ
zLCxn42GNj^Bg68RLwHp3(cR7mZjcIwGL2-jP4v);wpfORt$b{BYFB=h>_d3AiVmaN
zt^C>otbBPsjp{<b9813V%fD(^nx^%SZaoG+@xk?PxQl5_4h5jU!`wAM_T^ZZ20+A2
zs{xQwkX-}Z^DC?MQU&Az^Gl!t>=Mwh6KZ+rRat1uL$8Lang+e};4S8^1hTJ4trAdm
zP_gOmiyP+)+`);M%F?LhACg~t?N0}A3n^$FW)vAzK>cYd0MXL<hQ^C<07@7@9dqoG
zb66q(o%u*oA`m)=Ga^houYAd|iSlJc%(YxDCO4n1PiX=69{1g7>yo)~Rz%?6=FW=1
z*fJ|(*|Q=flk;Rn*n#dcE27Mbcqv&C5c!vN2*xfEReyELn6Sta&o!ROT_4AhBv2&f
zY3R?vAjF$W5N?QH&FE})=Wpf~#hilSUb!9qU=+HSr7q>e&IOrsVuPOLrY*>AyU0T>
z3DF;exi2Bu{xJghXAzM(?K(*rsdcJ$Vlwv>1zSOxzod*&b&HOiWEPmJctwISqc245
zHBEzhZ`xn0)z?cbXH~ltzGpZxV=ZTe37XMnRpSF!{P5=P>a5MGJ@cO8tRPpP<Diu?
zVRp%R&#^0RFE`I1I0%+$6HI2nPVJeur0xk0Vrg?fp{E4L;M?)I3j<KkvIUz%a&n8#
z3{Ezy9BqE@_I;J}%sUzPBxm#4B**S>XKhI~?;e2AX5rDM@8V?ctlHT$BOB<0r&kh~
z34z}eo~?p}hebHkAz$1v3HfGFJ#3=9Az$t|CixtE^OxO3e=%2v?Bf2m{HGn0^3mBC
zB|c#j<FqSo9r-<NU3B2l+6H~YVP(8`N#ngSfAfTT4cV1^xiC0ThI-3T?{^IKj;`;}
zKL=GcQEa~B_a<6RYzm#B5rE0rHc9(Ss+|ot1_c%oC!tF0F3KIs{Op=+#}E@loW1`C
z70w<_Q5)%&%4(|*VRcNh_EfJiDt0Jy%pF-vlYT-*k1W<t#gtxQbl{3#*mu9sH9fa4
zOB>;Qozq95Bjl3H>Y82u=7uuXX`1nPN`;f~X*!&E16h_`UPNsp#5GlCa`9+^OXWT3
zN-F$_Wb<1G)gx6|q^>`l1pZ*)2J49a#I@UHh5~L8rY6v!uaYjRPQ1#4SCv48s=}oD
z)}uB&UE6cV9=gM!3qs%yuh7pzMx&@2>2&N|xy8j3Nl<Ttyn>2jCI+Zv5Y(=%pxQ+b
zjMJw;4>J=vWmVQ4SFL-gcQ46ORMnLj)%xSSSPpr;0hQ>@rA&5gD~8l5SwOF_3|zHi
zl6n4uxn!eJNZBwAf{dSgOIg2$!>X{UMGVz2cA)x3DES*G?M56dN+wj>8UolI)Sc*d
zP(J5Ng;uexq1kE}IA`Ls9R{=8me9{_5{Y)$ya!cqeQ7C>-0k)6=1XE&bXyXmqqx;l
zGMw`>FvKu7_X?S^(_j636lTt*^u0rOAaT3(B9MYfYz}L;yWX$V4f&ItzU&ry)^YN(
zi|epH`Zq|Cn2nHyhCu}!h?5|K-|mr0!(_L+H@(ipyK$lC05%D-bh@L7h0|@Gq;$cT
z&jo*o+c_NaExkH1wfHF=^3oyy{tmfRnSO_KC0Djd^p)#&W;z$QAPvrZtLQ(_ZR_Zm
z{O+Pa(p4w)9`jOl&IwBf1!Z8d{_2$JW&$yHvIf0w=hp2^eBk_!Y(!`!uyarH(IcG{
zR%7JaHF%UJ^2)9maB#daMQ&8&<iAB#Tv0@c9I@f_<`Tc49JOkr7q$YtbSJkIu^|Ut
zI_ASLOw*>=Nz)l2kmHJ@<D*j<^`V($yvHB8fegSzM?EHTcvS5=ev){jOBM7^Vnx7V
zvNQrhNj-Pu4tvOJ98u`YpP*p3Y9xsjNH-kc;iYbph)#TOc#0lMc6-C_VA^v<e{i>k
zy4-Rs3LBu|2<j@xPdMp0_(G`98-8_ziEt-fdTtrfQj48>j8Lx`@)2o~qVz$h?|pN7
zkfyzAu?m1BweR&IsAx(Vy2Ey|iZGI4%a-Hvv^eRPs|kG=t}a9sM4e`$NI=)8U?QSI
zX*ngNuB1lFVv8b-DS>3+Mv5BBpeRitrS%rENQzOoH={{mUhaL_u;bgdZD`5d=+neF
zyBLCbev_h6%tKKWgrl$AA!z|{Ns?SH?l45FBFJ(DnN$xL6os6zYNLgBUyc70SmIyn
zLf#k+j_Jl&ok}vm;g006xN#@fzATo~Q*mbgG~t7yZPj{M(?u@+kq=!UdoYJ*;@%&>
zdoOxZ)s-}Gydk7=W8i*uWzZ54^ezR^y>&FZlF}xlNxi;@SkmC@pyLiVMEq6IGkkRg
zis4cOyKwg~;!QW6qmprhpwk_q1Ma}CA9oe8P`dyNx~dv1mq}pfscD)6*9kUM>tu>E
zOHBhSn9{%@aY8YJgrO);mj<p<M>6?WN@~C|2R3Qgy$<}Lk0Rl{u&vbCyP{?jlWXir
zNU6G}m}Y3`V08<vrb9*w3RD`a?j#tHF&WxvquoZ;07?v21Py#&5OZ5$!zqPH$O81K
zCE3~aooIp}I0M@aeA!iwR7Ua@R1IAmEk9>~&8e}FOFvXE?Aj|A+ifZ=4R9hy7Q0RX
zOgd=YJs5PPp0VQ~Dk2%`t{6B7SowlDh~*_;T|v@SiSSw{C&IZRG+>PJU9<_{VzKS5
zO#IP`F-*YlPh?$4_mWx$8t(XgH21U9KF^c+X3)3>?6pHIH89m=#C6^RL+U2<p7;=B
z=Vmm34VHa0NVCe`InpB_I3Bn+?hwrbl_h-#qKk{roI;f<+Iw(R)E4euZ2a%DN01Y9
zA-xXThlZbkO<v{R&}}D#;p4}}->6`>-|bET{Q>7`H+n+;(5;6Z;cM>-8{cX$I%%K>
zwHz&55q2HCiQ1o(K-3q(bSOIsVw;+;$tRsxQr`a)<nNhkCgc)8{YrWn68IV3tt(DK
zAorjMDkPWahs72^ws%6pr{4gH_mfN!YOZ<MjMn=}I9A`^o$JZ{ot;Xxk|}n=-h<#l
zl;lEAr|eHpIW9@GqRRpy_tk;9*TKn22RR7drNtf-44@iQZYeF_mJ(xbo*g7RxL)oc
z8KGgba&*+J;OB$4N7R^4d~|MHzOeNh9BkNuH%VoACj&V2W&=Jr<1hL<7zW5xEB%PH
zLXKbM{Mtj}UXRX2P4#b+GRN%UTJE?Tcq3};&F}amw4)*+)IuB1jnsmC>V#hWWf)|y
zK0~lfk6BDHdHvNXlCtMlfwI-8J-Udg5QoiV7fJG7SxThDx?Mj&)LT_+k|~!mGMY>f
z1{$Vg<tBBm7>xnHks=yJx9M-f!Kgfpc6QW8JxVV{usn*XQ60o6CsTFsRyR#<h+w~m
zbRjTtaL1WwCm+n@#(FTp9tPdUrGrgijXlhf&QxHE-GaZUURv438DxW9O-`;{5y}JN
zcX}j^g;IdzmPY5=AM`9>MS5U~EtU^k%yKvnz%Vp3;}(jkxDsHL0OLERsHj|CnPQq_
z!+*XRDuz5^Zq4{Y;uavbH6~>7>EoyK!xkT6XNTF1DK09>sFI;`ka2-iQYfq#rUxL?
zfTu+u6ir(R1cL}-IWj$haGE*^L+R=WEYeSuj4H#C*c2L%{jP^tXHUf&<vvh2WL;hu
z4GN(hqNLbjB=ChOIKrhWpy}dd!~|zqXyb@dH?Wz6;}Hbn<nf>(wI0`j#_{y(%0;3C
z50A<kml*l^M697-6~#2@CiuEe6QW=gexcuGd~AScA9eu?<uH0P+F^G@ZA~VN06DJ7
zXOc7v4;a<fx1wMBefG0@VN6YX@aSVP0C*(y3DT+J;>AT(xf&o)#1}@qmQ0v_?rA@I
zU}$<A{nbWAAgjCb_bp5j*b{R89drySF9w~uWxFZTyu)5E(h7V*FE1A?EfyzS9Zj|P
zBd6(GWmT<dwdo5<Km8~dS5?T>5?@zcr9!;P?=|&15|qL$r0}4dyt6!{=Rore;WzgC
zIHw1_KxO!`4xthn>a_X66q~)2%C#xhYO6Ef?TWS35i>iHU`|RJPbQ9<0V8rYuvx4f
zHEMXvMLJo+9EGww=r1-r4x~bFnp10x%}#1CQFu}*&ghs&JT|pC?_O0coV9pN>8CB9
zpT?M*!$mWc2}}hs7{DuCw9-ZU-Y(h*2e4)O)8m?&Np8jRAfO@fksA#@yWO*BuTGf^
zHurHKxyMuVdAr0pQx#A}exXVLld$=VJDNnFk#mfEGvq1{$4-~x@5<6UUmb5C5i?;B
z4*^}w+II%y)U=@ofrRK`cpx910dNA)h9ib9d;y>td1JyLukb-$>M(FY%vlw<2i=E0
zNWTNQ()3;6_L1^*9eqUy_9@|_=L3&K!2V99Ldqs{(e=27GD8Z+_=8a(6L)}#0?#$<
zzHqzGc!JFYEe}n4b4R~_V!FI)fGmcmsq1Gq2^2DB!rcAv)d?Sx4>&;Cp%Fs!aNpn*
zCNhMyD%wH-8)S-$%9j}pkgF(by{d1iWWv=DQc5ZFeP=p=qlR(~a?_iV<CGwxo`Q5~
z;R&YhM!ux#VMq_6?f^tu`BptrM*^<X+@go6*94OO@f68ZtqW|ViGObYi+;!B;IWGq
z8<NZpx-TN<RxbhuChar~c`yc*va5IAOd?~r+VC*?t4#tU_nr`KScUHZPk~qpZh~X7
z4g>0kcwjViQdrMJrbnf_M4~as;kPdIl+;LF2Vn;n8I^R(0(t@M9tPeRKVcUGso3kU
zIbrP_4z@<)U{t6^I@1x(ouQ5c<?Zl0Brbu0TDuLyZjym@*c{T&Z@AuYwc%;>SDScu
z;a^=*phR|TQO+gwcGyic3<yPfHp+Z^HGYj)4U&yz^%X_7o?3=#Wkw7qCf^|IPVVI4
zzzxwCQbFZp+;8dx(Ae*j#6Wu1#W`+_G`>jPM-~O5Fp*D*qA){@qHRG$jlwi&TF`P+
zy<qiE+0M6JJ)aDe|FvP49*gXC{rulS4x;pC6`Mo!;S$w(8UiWG;SmdD&w?a`5%@Dd
zef1HY;|1O!NYL>|mIawA4O2rn10|7K&fg+g;fCuCR~zI&f3;}^O6@7vA8ZoV0f8t)
zd(sLr)}bK}RAiNGVIOw(8mlUb7Q<FMGa7SUpj!;rpfb86l{56~0EQOh<)IiH!o%H>
zZX0(9UR4&FU#14$yAF!_{*>BlRlvG+eBSxolx>6ekaZi?iQ+f^h2Co91m2i{s{2hH
zyrZ|C-1@v30cGXF=8h?rO}X53ybwx9-1<T9b-{{Z><$1^`?mJITC=ShMmYp8MoQri
zAhZb5D=0Xd!a<22#1~mI!=qE3L?&=WA$qCuCEs+YQ5~8qRHL(yS{wk0V~VDr24Bu>
z0_&J!b!VP2#Vlx^J$*Atwn_OU8RLkx9C1WcqIcfD*?3>0V95T#$)UK!I&_0Q1gqV_
zU_5fVSfzUvad6sh9k!dNC#UVb%YoDVB0e9tF5V*uSNWSfXp!~k#nI7GMdjDEqeIEr
zQtU7=8o7_19h|qzu;P+2pS|AX+G+&qR;3JRVtTmrvBzr5<3oRD%dunQiq5f%mXTeX
zfy&>HkRQEW*-mW|Brk2Sw`Cl$j3a*UIO3IGi*Q8enrZ?-J9q~5kXpM3M_Y$S;NQVp
z*nGn-qCxJfefQ;<e5FAyX_FF`JvogP)^Z3F4k#UzlPc&@D6i|!et#RpXP@J$p_eY)
zdvY=<*&zUZQIerY0Pf#Y7d1+6{I6<<lrH!sV#Y6YiVx>&!k`qg2b#+Fbb?Dd<%Owa
zdZ~Ks`w#M8LM610e+zd?Rb&bfm|_idFiQp~BqC4vF8VTYJHqG1VM;u8ihh=1qvtp?
zox%-??luU$`AoLS1A>$JyX%gC7Q^%)E>Dmf3MFZOgRF(T6jwgU4R9yPgFqGwvQ6N!
zp2MHg4$U>~CBjb-@1gh<;EX?2q$J!6ABFBMb9ksL#EnDB;t3MM&|7SE6Yy%Vq?{XU
z0&DPE%cg_aE%f-u@H`o%gH6u>Yzlj11hDlS02X`pC4fzts08vZJb(pr^K69Mg?LK<
zTLRec4Pe#T;@ev*dEc?z2hS4eV4E(Rc38r2xd}*6CMgwE;W?n|VFsu~5xAh<i1JUP
zLOU`>xi<0FRIpN}Utu$1<aRxPJ_RFT;k}#b4M)MK_x&YIu2Z(3P^yBqv{i-ONo;&m
z{pX}&56Z>+*v$wJQ~|6=VC{axrpE&pBDs~yg|W0&8BPPt9lF@VSFi`CipR9wPDgz3
z4Zty-Gj8`zz7E78?aHX)2bA2mF4`_di+ObeZ`=^C+9x=EPH2e^Z{M$sgdevmMen`I
zvPFSqouL1py)SKQBTL%-KEI-(J0{w`uNRfXX5O|V070AE7-)g*x$neWMIn_y*Fw^0
zF=l@Kee%?nB~BuplEfls$8?Vkr?xzKa(QxFcMQ1EfOY#R$SJwZaTEAX%A;MAB6{~R
zs$s||JNYipMvPjcu6SufD2l5Ro6`SBNrDUFQgg#3e!#hs|6<`>$TwsGVI;K08r5$)
z*8{hV>@pIGg|Tr0Z&Zkz9Qmm%SP$GtW>T^&H_n-pqYm1X%Zm*ExA^y050Mp;7GV>K
zI8hI^NCu`nNAiMlCE`rsYotr0oeZN$O(Y*jpN?wPq*DqNGmvC6!GIy;=wf}LO6CjA
zKvw2SIQv4_>gDDKm$%k@LDu9pntcRwhjNzejPB4{0e1)<r@BKqX|O`>&<t<_lT0a|
zFQnz?sFdkbb%)d)dL(y<tZ%fUM2kM;AE6^JpgEYsbr|&ZAAYIq#{Nt8j-)IW!AuaA
z=QIa9yXSESVp7eCKNDP2H(YX7Os!qgpP4C{DCLUswx~UMl*0ul0SNsNIh)AZpq|J{
z!dLhsY>bl}FZfr~GL1K!Flm<<weu2|D`mRS8^wWzxL+E~Pvm5d(Mp-FMD_q4gepOL
z!-;3VLLwPGo3aH>HX7PwUQ<eG8!00Vd{dmXidaE>19L}X02#wJ{)i|a&HkQmywAuu
zgKtEfLaEJ-Z@CCiVY^l0%HT%<uEZ>N!4ML}v9muUnaC1jZV2}AOspCFFs}BTtQp&>
z#MYEqj=&8iqM|XM=^dEorT@-&AX*>(=%Xe!>gwHUwHw5@7qt6vlqm38;Z5xPzcHRR
zaUsQyqC_sRcwA6R?40!8h<G|G??Q{;EVhLP9m6PwHPNbro{KE}Uex)}oDGUVk!x>y
zAomgVfIveobCerP$ApF_;7~-Z)X{CWH^99=o7~GN$C{70qmtl}DGR2)VR45<gxv<-
z>6i1UZDD){F{U8C$2F$w#b*q71A=Cl*Vh25u*jpr4BjLJvX+_sg7Lw*k=?-A>|d_U
z?{CZ^x7qtMVVu)eGg|!X1uT9<t<~bs3C|U>_=S`NetMYIkXZbiZYoACezo`?$>LAr
z{h5(fpwq~58@9NGLF}s~V=5oH$nti`em5p;619lu?jm7)h?$jCdqb%^&5->SegOe_
zbY+xPlO|l4^dDw5r@x3t<ibXIon!;UN}%B=$Oi5pVqtE{o<Wa%o&MdF9;Od9K^DsY
zpr2fa*S*1Q{0-EgfFeD8bPd7f)Sx?TQid{2CKz!9Ya(+Tne3Dj6t_S@>}3FdhnhN%
z`;;s~ckNRAh0Lf+EHw2ibHJ5Ma89sc6YqkF2;T~gU|Dk88#{kV(T-Wn7e<Gf+0i7>
z(2k_MVEj`2AdQYq5-|y-#lD{LP|c)hx=qCE@h%%yj2WmIes5#625KxKUQAi_f|w&1
z+@g>zwu@mgn?l5hFQ_V(?wp;Z>8uI+{n@Z)RO-V6GgGs@mfq3El{f8yzPV*(%A8zQ
z&BvcD14V$d+DLC>ffxc~W?)~Ddkaa>C(Wk7@4gKOv*gWZkTXCLKbJ3-v2xC^&#s`b
zo}KrF3xv3#U`PWKvEN?eO^(+YbS~1@XH-~IiwkS^k?Kkfx**B+{v@;@5nNDlrkhs8
zUPcs7MvEi)7#Ea90p&OdcvjobCkX&_ptJ%2VM)NcY}$4K7&Gm?w!P8bpSX&XuP`>2
zD$Z!zfAE`Tn<!A($B+_XUxZzBkLC*Z7v6~Wea?-K^Q7}Tj{@2mHy(AmCeJ!)Fn3n_
zhn*LYSZ%tdQ7gFQnY5PYi_FLh|KPi}7*+^}ZfPP2?U(I@mx|;ufm+-w>6#oQGnGBf
zOe6bCNn+qroO-nP=e{vTZm8zS<f`ZRfqFGS67)=EwRav_z<>pFMst+9KW#&CmiNzU
z@d2m5WM_Q;zjFH6ZDSdxm4JHdDX1sm3;a~E8#se{OONHRZEW~{jyfqf<hGW51Vi>9
z^rB&!Ido=5h;O3+#0Md!5MNFutPsTKrlC@ZPr%i4RLblnh4>WWdu)i0OvHZE%`;do
zvM2Z)T#Yes#J)PGFW73qBRE9^2ejGk-E_U>_yea^yFXy8kklhsFl-iWt(*0~WSq>t
zTM|wt7@sq5Zft?`-7RkOpH^qL`OR93&A;^RZn_@jrK3--JML!M3+K5?#gKg4m*V7C
zAMI3Qo86A}17JDM8$IVv$A|mQRu@0v*w5LIc(nL2&Uj<!xc3hL=;RWqQ?E^u>lG0r
za24%)CcJfqv9jL&18uyCb|tkQ5uiBn7FKj1C;CVKI7KZ`c@BNgeBcBL*vOCo!42Ui
z6uW^l60qc){z@7DaP%u>s2qE+FR;M?IS+0M46yfczkXi-pT8VXfaDSd0amZ$ceb|$
z>YR53JX0|M*QQi#-k}bCL^GU4H>66#MASjjblv^WzpY|d(&Nv!<+uMniQ2_kIUV@_
z=tz=`I7bBefBxD#qs}DA%|*%Ho@vMPpMOV#G3!W&8K7@T)Ml4jXCwawJxikQk4d7>
z|NMm&SyFI(FXR%J-kYT3F7;teo*L#Jh-B%cQ%br^qdFdM9-I|nm;#Knp0Gz%&T$t<
zV{ahIxMN1Uo7!bG#~k;mQ#7UaP<<>bphfi3q;$+-k}#MheP`sIxS58&W8ZJPogjsp
z?7;<zz3unT*&ytj57Bt3fl`TyB66yze`|;xRgPEV*4-u_hT_eXj!u1(Xw8DDKdR%I
zPA3|0fc>i_indw}`vU}ZCwA=Rwkf0POtZn+`cG7Dn}&jjwuz}87c4}@122;Do#t<T
zd27KX`R1T@dfm%<x7W8*NBG(@*x!x*Q7yIoAq(09({RYmStq8yTaq8)oUDyR)+ayi
zhz7BHd~%BY`}Y{tBS^r&cx0OB1X+CKy_k@vMB$g|_TnVP-O&-jrChbNoFekh;=nDZ
zlw0hTF<C0!m`HZrYB*hjlXK5eD-c|_Z=59ZsADeu!^vd#z8E={u-j*McH1bv2i$J%
zUB=#F>R(GHK0np$`eObyoNVhZ<k*8f#lBd0B~;^;N?RqntjTFO_5_^2G$Ghh#P`;8
zszpTa6#t@i?e7?Ag6!e<za;Kd{fw-p`e9N*S_>}=INX-Is1LrnKDc$ei@4=m_5&g)
zNe#_wX#SBx^USC)ZX!H|A|=i5ocoZ?q;Z(uZ(MA;Id|d(IgP`fkXaUHJk{MsWIHId
zr5RWWp(uUtCO}?iQiq=(ppxWo8sC1>p3GYqsDUx9P%Eit?0pJ@E?j2}9fhq)t@-0-
zs|-GQk9keJig)q0rzzk-3!);;7s{Ki`J7RwCc8P9Gep>?Z3r`5xG9ob?rw43aU8H$
zQO!%#GRah{C#5aT@qhpiYQq3$+jK*isI|`RlDCshKTiB|v_ind9Iimzd<SMk-D3=8
z_NAb!I0e})i`tj`dr~7mx2x<S_Qk>*ZM-YZcGlSgKDCF9V)kVd(f)e>X3)Ip)^R8u
zY|4o%)s9>}JMzvJ7qK0Mc&gft8q%RD1!q@n098%z%WN}7SX^t-AsyoOJ|#0Yk;~{h
zVCngWbI49)xFS_GbA!=LVcR7uV2D7DnQcJv9y2tx<yF&UF(R6o-flYIpN`S+CMm#%
zEqHesYkG6fRHg%f`>f4NWJ@e`Rui+P@(h4Mn(i&Swj4t+Xm@Wn4g~Qi;ac35U|%HN
z{yv{!f)|Ek>bjYv*(T*cL@Li57EDaU##4nLrXp5rrT}OdwIrTg6t(k2>)&P@u^wtF
zY#{2)7nnGJ6yZtw0nker5s`H}rrw^k1Y_>U)MSWyWtrJ>s5{C!W~F_StgOU|U)U_A
z?_@SqW{L``k8c(;;+#!UU*ZPNJnRAdV>6poc$=A6huyrIa)e=s7ZJx;qC+CoNqkUl
zI9Q<31!{P%p5dA7Yyo?7*UjNptWvScN5U$z&ivQK8ZY|pD5YHmaDBn72NBccDr1KA
zlC|*_gHkcqJ(+|6Dwx)bku8yL+>-n*>nGGO*~@$ym}y&)S*WHfsKGM{i3$KY(ts~C
zNqj*A1~TH)&tDQ?8N?H0(-(?o561%&UZj0sqR|#%7kxx$n~m_>L|)5p)I#y=AU_@9
zx7d2dh#NCKHcE0S{Xk)8Y};f;jU|G3KI^o~tb~$iFfbz!iZNih;+k;*j*<f8IqYl(
zrjnxY_dG)4!y4tDrMsT6+JmuSv;~X}O@G+*eIzc7F2h7z>Y9}d@Q8kR3G*5b?0oz=
zIlbc%_>;bhOo35!;)qL4OHsQN6QojkZCmQIEXch$k;DEJ;Tpl}5Z=kYTH;SLqx(1i
zH^A^onq1odjL4JjenzG!w~<(QfcC_uCmApnIPKX0g}~eEgu&o-ulqU@#JH7d0$@7$
zOiW^+JDKazwyNuyO(54Rc_A~v+w`U~^Y2W@H2fM95s{(^uMD|lQHR+`sNq*vVFzu{
zOt&m7!VensGUVl%w=zKocz?YvdV$;;!Aw62yx&T{k*qe2*0L8iVmL|Og!>l_Rixn%
zXiXC*ZZ0rM&=A}(W+pxhFeW;L<oYdSKAFH|Q8t;Kc_jHMtX>FXW+BFGJWzraFc@KG
z{v9+2o$u(5o|r=hRw&58c_9iJNkY*Z4bWPRIB7WyZCbkFKM|WRioLlYasw%t9-R;r
zb)#QgQO@$lb~#rYG?itemNNnq3T*C{X?))kB#DZdpA*JsoYD^YgSnj(zcaWMNzscC
z>Ne8Hrok05x=i=_TzK@q38z9+HIq=D20^K5Uo4dtznz0-z4>np!X>qD_LV;(+alr2
zQ)GM7euc0>W<ZdT=qSk{w@tn83HNNOvE(pYC_3z^2?h0%+uwBAA0!iwQU`?cpP%|Z
zqrZARybbF{lG%4n+UKopX%dvM&-Z4uE@q?eeT1~rGwL0javbJpv#Blp{w-4gZijj?
z`3oe2%Z(HtmY^!We+*$Qf)B$RS}I7~Fb}XN+vawUeaCsCgX3Bs&cu;=yB{KMx<bS#
z<IrYPxg)*;&8Ey*ax2hDI!*0rmFY>Xx?kHnIXbDmzvu)QCHnQSdj1iCgwo%CAwYOW
zFo{LuwaRpvRi?vl?S8%2aO3xP+d?*BP8MW%pjclftamf%q`T+T1anwSdm5bbs4?O7
z7?UH>LH%3U$9&z9=l^zrbW!}bMBu^k$$8@D6NCV*pH&o2z`_6zh?w5VUeybl{|~pt
zC|ZC7BLuYLY)6w3K{kCGhWvj_`6rOxy=pzFKcv3f^mo%X1E@ukq5y~_E@efX>b7@`
zREijUz+2r_bF-f^(w;b$yB{K{mst>kBwLgPA?;bt_G7A@f1};+V2h=j=NN*mH%X4w
z@M3()A2Y>bFjE*zJ5mR$A-hN|ht&%%^W7~HU=|XL1tF;cW(_buQh=G1MH(9zA=F31
z*<2yNHOC;cZ+8ZB8iQ$h0ZrrzZ0hQq!eFb<sgrm*Iw3dLBk*ebJJqxRnoaO9)i7pY
zj0rPX=7A*P<CLCpv4qKg<EfOGX#W~5>P;pTaEK!hKsbyA`~fCQgiiy1ipN8mvg^Bw
zZB`qBefGq*N5e;H<S4(pT|2Y8_-os4!HLaQ=mzt;)jw_6Z!YcqMEU@%x$E(DGVK$k
z^7izB^t41oYa;si@1ztau|Oj}n#-VLWEM6naBEYC7^m;HTgV+GjMdH(f+|}RmJ5d!
z_MP;E8FwvC2$`1jao?^{o0(|G7Gr>C#zSU=3kCrv3o~Pj!g$lSiao@>Sa>7as13Uy
z&TSOCKZP?8LPI2tKWU0BPUTzsdwcc0ljHN+$x*$w|404g;NWck+`%@NZ=$yP>e=e|
z?REj%eNXV01%aowyV~xLWV@RznEK~#qc^|^XEPb6P9~xepzgUQ&$m2@V)2x);iqXo
zlvQMsJ59<Ea(qH05-~bqPR%7{U?2uhOOqja`881rQ-kKuV}kV@wgI!{qCMMN%#JO$
znVXv>XJ4JO4Hy|_+Og^T#aAqBx0nedtCrNVlhlP^M>$(|f(OL45qn{7Y1!R3ws?ju
zW2<46#YuhUOz|hpVAJiL)M`d99i9A9+^7@oqE_8%T6N-f7cuJu4~!oqCZN=;Q?u@|
z%sMVAzw8_xR=KRTOLfM%&)1AQLpM<Xs(w`V9RPVv?OHF>K9mO@^haZp2);9fB}Yl$
zl*f(V;D0`bZhNiq05;zsyKESlgNP1i7bn9_j6OqL_T~zyn*nZsyWGH}1nx@j1Nbe9
zFT+y&r~fY+sY`DYBNPCM|2RB5->-QuN<S*TrI@t<JR2b(wc7sP`F^#&dw5<y{`|>_
z3pO2#%pGgY?WTiNZ)0CA*@kgg9_iSiG+FLsp~v{%@V46=^Z?l-fj=_%D0_AY<G&NW
zrgi3rsPsO^b*(lP5MVPm&95+)61janWN&txozUAX(@#-#)$%Cj!HOOzf46}=&t{yX
zebdG`OWJa?zK>iO6U0w@U?rD_(RJjB;Gvi8@8BQ2=McUbO|D;mvxe>n8B4RzN&^rb
z^p-#pL-c8#0F@26(;%d#(s(9?2F#}o5OTo3CVkkiyiOe%JhexU$5#T=q*pfgc(L`G
z-Vq}))?ed?NzKn%L;$)|Hw@`}ab5K3I0neDkH4QN^qXIK<L%-AY?=d*tF54SG(Ea;
zc~b3RHZJ@TG?0;TOBH<hmNyjKpc58--W3W0!Y+oKqt{nX(<A5TpQV3AQJM7c;c!*x
zL6pw%itdiHi9P1Gigx9Qs8*tiCnSGh9J=k+(S7{s_bJnT?)&nz+6KY{?=xU8g@>4Z
zMNe@29QUEk9dL5s?ZC2FmwZw5w~2MeI|YrRUnVad{VlpTqwskT#WeIDhG}izPQET!
z&$f|<9_Y@H+qLLUToy+(kDIeMLpa9(dFKjtFgJr-uH0*92yo_e3AWs#e6D4t!_FWJ
z88zq#$K;MA2LuV%12cGDpN|D{Is)qAeboC}P4DZT4KLt-RfR?;>VIiM?bGV<HNp2k
zu?N<j0L?RP1e+!EqbyDsyr@@8^}}Ev-tULa0oODAOV-E)KUnM$NwzJ@9ubnLx#(o?
z%<Tg^TEG^&n<L{cf=xZ@3w!}DDl$%nqhK_)G@KBNbP{0w?0o0^tT-MFhOAHCLd}uY
zG)L@vUBD7Ku=Bi>eW*yVBEgS@1e0hZ<S%xJYqja3odLm^Ni6uuTyd}qsPT^d3Bm=!
zYOeO!?d_{26tETo;_VWw3v_CHeL)ZkQZgBSmRcj!I|OhLP{0NNKCJHqz|bgpmgdTt
z=)E_Df*K%`7Tq658MKvwev89^*SB8IVS6xorMsUPAddUL>6n#03+lmM&%T|Dfq?Cs
zZ^_QU)<4v)-*0iwx9iLxlPseY{F2lcKXvSW&It$0tp>MqO-=}~mrsv44nEE?7fw@<
zFR~VfjluZB0p&`sQ4@0YOh~r5MQlb*3e|G((bfB$dSjLCPp3nDS}YPa8Z@3%=pD|r
z1ykx}N1MT|Cy-tE=V;2_#lAYHD%fh%NS^e?Cwy}h|25&!C^m}!j$!+mUT-(O!8e5F
z5Rfxb%>JPF{}7=y0aX+^crT876ghoq!fwE3y%%TudvB}zRgXXq&wqUp1|x(}&yg80
zj)IU;(<X}b(hCsLUr{?d${dJ`>!_&iVmz!P28~!U;-qDSF@5jF$Dq^l@CyXl@Qdh~
z=~c-N(t5lIqM7tKKyT3#D9jh8X$}5H6yr59>i_aKOvsyFC#hRQVlX|4Oyaadzo}QE
z!g%CG^v4KAc9A*J>11ydKgwiA(9Q60GRqNZJvm1GI;cY>?DW~M@Hf**XBZB?<M$;W
z)$OMN(kO26XZ{;}%C={rDZUZQa=*A9cSdcDSjPJW2-W*^&#D=uoJ7(ou<rBQ-?b46
z<X@y)K%=LO8NqLB2h|uaR<>uz+GOk9+%y3V6i&4L-qI-oefPTt*rVMxUq19+L}$nx
zC&LLTc~TC2PYjAffeoy-hZ8s8w2REPS+^u_3PwAT8Nz~2=7eB3a5secduMyjePMQc
z`(oi;X4n*VYuXAr@^9~O;uIs8s!#`w?*r8H(v~=w!V_1jLA-hf@trMpH;a8=ID-6)
zFgd4CszRxc1f`P7GDZ3ARz06WlSy_itU1>@+Qe?n4eVC#Vr=3sWc8Bu*c>1kk^XRa
z0;9AM;%|evNvYRIJEC~d5-dBDyf`w}ok`Xs;}BM1I`fM1*oI-J^?DGt(2o4ddtoes
zy+8Ng`{<BQ)~T_zQ@eCXos;ln!etLnU_SPM<ro7rdy`)GZLigWeS1<h7ABSs+yB9T
zFukXZEY7rb^x;XpdU&vZTt7SfpZ#o@;bQRC9E(U`sK6te+isGuC2YGOIEB^1%h*>-
zCf^)Pa&Qo*bl%S)#2lr^V-9!>$TMvcXUD$K;mIrf5&5$wzZl~lqVWyX0hXi#@woX@
z3jqh@(ZV@0)6TewSJ;l7P`imWE2>hy$IK>lw`OM$OYHvqTkR5(EuMkl*y_`(+wADa
zlM8V6OpZN&>=fe`^D*jhWm|2Rfuz|*YSONrNy~S)h&5|>%QP_noT5EHpVAo8)Kno{
zaoA}$!g{+~hmzv*(=N7|VY}Q)F*lgXzFM+bs#MLA!lq=9#x*vC>Y8TW2ZskID9yrX
zkuEaTsQ!iqF-5gRv?vT3SElaAGvqV9I8D1PQz(<nfr@8EUUqw?+6?HH`L(%(EL8)H
zy`d(a;kGF`BHd<Q?u<4CWhe$=4LUc$EsX|<ZSHv*eX{*axF8xZf;hN4-v4|%2w;m0
z(9AjB%_y@_lBOfjbdf@|EN_?j%Vft-FzVer2D^>57(a0-w2TG~6{6&F@$+X#$qSgq
z^&!o`#t08Pi*YZ3@iiLs*?V?LHqB<MA&^I4VqvxLKK9k3lut^_3_d~OE{N>`W&#^p
z#ATM~zBg_|I-7uAK$yU&-57U*fmi*@RF0+*3-Y`SDG5s_>Fpz=MnS6D?isE_x$mHB
zirr{#b<m9;V`3V)CFbdPVDv7SJmu4K7K=fc_e5@Wz0nys?KsWbbL;X~pvj+o8y6#s
zOoJSQ7G1Z8*TD#CI?6F`b%M*RQ|B&fuD!jhu<<P%#ErDQu+^eKF0}LzJn-$7Ux@9F
zQ~WqN=T;caf7gLrA=b<9nn`})7*tBG<K{MLCL;c^KSns4j=dP;AxZXUNN4oKe0_}h
znQ~Vetpkv+`WJeghOGb*+~~I$68~cj(R8xD-jy)u=yDJOc_Fbz(e$`_-vk*=F>&tP
z;wSZ+K{UANJ?eUYC6kMG+JKZe_9&2!V(8wBuP^Cvr=eqjJjZ}AQKEqKP*d(*3%W=E
zz-t&I4F$-?7)+K#$R(<1y{~VNP02R}-lNMs5)g=w({EpN|I3WMRa9I-)Fui9hu{vu
z-QC^Y-7UBTcZc8(0fM``yIXMgMuRr)emlR-oq3owFTGaneQMWNr+U??+8XfOYiK+t
zcgX=Lil$n~RRAMo5)uZ`dP8&-$l}cIKXF{CbYbu2ofI|<X?mC5r5+|w5Ln89Cn1`n
z@#{~Q0+FVP7fNvN=e0=}G1yKJFCbo#@QUGQag|a3f~oxx4(7tG?zekM3cE8!m4oKu
z7T0Wy#t2e{wD|->?cYMaUc}vAA=Ob}^X0VuX|9|MRELyBEgL9{BvqFDLav=ds!S}E
zLdM$aQUbeJKwS=t@qLUMf}*6BWl{x|S|V@RtXC41n$}Pm@|0C94-#1mwTv3&oCX4O
zx9wS#50OleT4JBUgZU2?!Qt;I^FSXYxS5(~*(D7&<D)gqqt<twB$@^Un+U0R{$zP;
zKV?GUnVQO<Wv5n;aH$6?n4JDRJ=(-D6?WmD#h&>VchQunl}JnNqjJA}s$kVsc`IO3
zNR^K?Lb4a7$)~upvY+jvgc$^L<^LgzQ?$7Z_<l6$VElJ#a4Tdeq{ap*<xtof2?J`J
z14h;*k9zl`;q@a;rS@||AP4*J$IeP85vwD&L>@V479asJP}%u1Srmb*p!w$VSnQZv
z#(mL+&|s6J8V{oFT#}%MaEmA42RRw$kt#<CgJYKI*53mWrxP?MkUD5w7ihcM8Y47!
z8UC!S5Ku?BP6g2-{iZL@QE|y*hoKcrRl6_y2Sz=3=RaU&tT!SCfz}g=tL~JedY~|(
zL_1812khLzN1dzK4=L628KD`^@xJ1k(xXjUFeRZjU5<T%z)GSJBi8!>sZ?fKgcLPf
zc-14WTaivRSAN%bHDo*bgup58kM|uMj_2`l01s?UtpdKY>en2VuX8cZcV|ygC3pEA
z82-q7i{b}6K=e|T-N}hgIQFoXzJS(q1aq{Ab<qW^RyqL36Sk6vC1>$6y6XCXozFGQ
zIs=0hQF?bu+Dpa~h4hVtjzP(NP<EB?_G<JxHo~P^jy>|~Icm5_X=KVP_WTX8k{(Bk
zs&KX=3j*ecc;u1Sa{BZJeL_O$2d#sud@KV;%i`*Qaz)nFcoym|yA#wPa{m3;bm`90
zs_5#oC3_3G%(Pd02JJLT8lIjOPT$psRugO0%3MG(%Tpk*dZh35{d_t+ExCgG>FRYO
z{<|s`U#HY7K*Dhr5$4jb7S)}1(0?`%`>yBUoU!a4i7mj!NzdbwyUm@hbb(fgRws)(
zcvAfJ00~>Tg%$#yfg1fE9#u2B*y^&$ixW~kY)v*zQJe{UG*`~t-PgRaU*zMt(e)e~
zgv>4~iPc*|4~hi?4fG5KvDIy2Lj`)Y^aHDCc$XFR#f9I?6i;H-jSEZPV&28H9U~>!
ze9(sHnG1fRp3lWjB76-EqT0MNhBfoDm5Wdlq%xCBIC#s<D8D&Ks9t*r^y_bksTM(B
zkpFovIq}_}sC*A7I<@w@?}N?kYVD!+_vS9d*sm0)%8_4qdP)ncQ4;HQ=)TB>{F+o4
zW@|cnm?i}%D_-(52on?(Mumw4<B+)W-&xF_tfFE_!nFi=|BMXI-lZ%PTcwi_9#`TT
zS18q9PuXsob|BXP)lQVs=&eHut?M(G#BQ~ieVL9Q`Pk+00t$_aXZr8<SZ>TG?b2^v
zMviTy(T%zYvA%ZUL&`Cej_`YKo^-|Ku*1KM<0E^o9Ja3Xqo5ZZyA|THc<$7px+ZD$
zAE%kGBYfQ+aXA*SN<iG|z;zGaIEc#wf2V(WJLZyBN7(i(4FNoIT4+IO&rqHzhp4dW
zg-f34KmJTNlrUOnE>v`mMLU|dpJ1USTuG;>NXCuvALnTOdTR)j0>yg{*aWG8j_;Dg
zRdq8sSlOP^Ji6kzKbydt+-Piz>E-X41?=8p#|7kD-x$ou>CQsZB()B6to(vZE>=&E
z!RNSNH~GY?f`j!ZP%?S&g17vB`bk0JsR<T#*J%IIV@4kb&Ul6z2-&T9Z2suQC3}QN
zc*zF46`Vqv>?%cpvrs!)Wwa<g`dZ3<uEP5B$)UcJpCjNqmcf8wZdU5u6@$rvTFzM9
zbNsbP@MvLNG%w?%vFr`e3OhN-i5>$w!R9QPqD63g4SEE+;mp3q9%sLDzaS3bE0o6Q
z-;gcL#2YMN<&u*~-0}rXWr&5m3)OB>oZRdXj?vFS^6BG2ZpL7iAq}|3w<V_xU5eai
zqSLlju}qz}11h@BKiY#b;w5p>C>WSKcvBS1`g>B-6q=)968Ne^^kJ18dj+Uzk?6Gf
z_wHKa->_rb%$<bz;-xQ6UE<qdM-q4$CGaL~hbXZ7XS|ya>}=iiQPk*?Xersl#!<PF
z%}(3O_E}A^{-)p{@G;Oa8GXZc(`VP9uMC(7Z7hkhuE4=}A}RaPN!Nhmao^4dLJ5Mc
zGWyp-xo(7_Q(0|TlT9P$@(1|ncY}yHcvYo;-3iy6B5?tsI620#6Bav=#IO@C0Ae}U
z%qpkIKVZ(|m=kdA=E&Zh8jMWJ<|a|Ddk}VNS3kbFj*5)pe}!mjl2|w_0}K?+^d8`I
zd4$QuDFocWrx7sRU^3zw6|)Sk$?Dr-1B~{Qe4;6q+BW^5Eh`XR|CTWG0q9a_e-#c@
zaWFpGo$k2|?{SIaO6VSt>WKMv=KQExrT-J!Er{7}j$x#lDku4U)Vv-j>SnO$W+KWe
zgQbVPS9scC<@K>ZKQnVORI2rtv<w+;0pnNY8EZgLPY0vQim6Bn6S_|>^>nX~xk4i9
z(zInsatC84(V|<vi82qlh1Yk+4EwBh#$b-38o4}`G@Xu0^Kzqg(55x>1_a~X<tslU
z6_<wcD^<ac?XX%Lo~%bv9J3faA%LG)a#L9ucCt7`SHx0V`7UZ9EBv#AF&@|fyFBaS
zWB}}-DwStHbzbxPoG4rQlxRBG2_P5>!FGihMx#=mJn685-N`gg2Z?9pr@NU2n92be
z+*gpCZ!mvt>De{z-SH0GWVM*|t195g`5ZKO6TRp_u1k3dgQ^2a8nB-ZWRf01hEv95
zYe{H~K*nwHCk&xix{j;7wv)%m{5ODBJ>-jyP$-M`&Gcw?6*~#^;k_*e<?RNNP>Cgj
zIr93_4Dw~0R&Tel#sVnD^jMRXe%1ZrDb0zCAXv*H3VD+q-gsO{5R5pJiS|LXSUp@d
z+|enGRfQuea&jAwv+{iAA~<S+TJ}*C$OkN$vz2kGH8=|2_RCJis)WOJ89geyrhn(#
zc}aP4QHm5}yAvoeLm@M?!ldt?5$|+(W^4;%Xd7XVD=y?(fe5Voo3_3EftfB(9=*8B
zPg9*%@m(gXaQHZrE~s%1qRjJkM4ao@dbD7FHpMVF-z}0@1LQ`YjA0QDZ^gN|lKq|@
zW(-K!pFiFX)#xPtqz978D`3P`Z`-8i%%Wt`W~!_2WWBm%xme7pYL$(-%cGZ*M+Xtn
zy2Bj#_piddnQhzkxB+oNRyu?!QpdIKa@d2Ns~vJhOT^B8C`#kM(ITKUMHbAoInu?H
ze(rhCgpKK=O3T#TPODMrccN{~Qma+j(UQdCtCD0W&5ymTr1X_5ngu5r=j;YWY_{qO
zFY@yA^FUUtf(^wo8AnRB3YpIjEq7sti-K#sEKfNFZ$-vdmuW=ZOc^F^#9*ju%J=6*
zT;jy{L*4mm>i1ZRq2CmO0%z7|F6nof?pCtF-HSz9$^N9RT;Zk_GQF?)6a+Lix9L!1
z^fQU63|c9Ix6+VSRAR)N?gKr#>#!0h*6JMvcLA?{qQtVpNDjbza~1D#)1AFo9w?=m
zqFfWA)mJ*%+@qsO^JU$j@5}HQN?mJ<BMrPEzOMIz9u65M{_aZ-u?ef!6vr{==Wx!H
z$elMw5+__d!oM=I^^aKayT2RdkkRSYP<H>m>-T7?6B&u41RVUu;-ie3cOhw#PBCo2
zY4bFryk1~Cu}o+MzNgvGs|i3kyC+D!Y=M_pYFTr>pMGCBYFR0{d@?apWwO?9q7k2G
zf0SG}$+h718@Xn7$l2+NKxp+s9k|hn@&2<H<E=T;o>kx6x*3EDxPOx3zRQ_djMy9b
zn*2+KS32hr-W;D~d?OBBHgS$>IqsN#y0aC1h<qcn0vum&T9ebb`^NuqxPcBZ?8z-9
z`n*`}p#-g4pCg_~B8#?~1%bRk@TOIEbm9>#iKC(2RZJa+J4D(j-c=u+4ayES_}Bz1
z+~CsYHDu>yX=Fam0oG^*_wcet3|oR*uz-sRk^YTF7rgJdGH$H<L`X>GE0`I4jdN-6
z??|$Sza`ilX3}gwDM1Fm<Y({!1l-X|vVyoV1~#{<t%x>tS23MZ-NMs|MTT&d7G6tQ
zcV#JazfUk(=#22{QuPtRIg{gd9@3=j!Z_*DuQPMY7rW=r(-(7s+SeGL{`3J)0#_aV
zZciU+z*$@IgAZOvH*pIOaduE)`m7v{95qVl+%huL%hGH)ax>10Fh8&9ZnFum-^r5V
zyg|IA$KZWWVtuJ?-5hSsLq62Yvk}sZkRoKHlpIIT;^HlkeBnfhSgM}RsEN2ukUoB~
z5eG}v%X(P^*$D+>u=U66ca!w5)AhY;-%!t8E8-$}NyWiw@ST3O_)NBS)_IIh%Z*e`
zYH2g#hMY#+b;;SRM;T_1;4Mag9<-kJw!pEqS$0M5vtgDFK5CZ|hvYkI=O%S8PTHt~
zaS^9xaxt4Cp`+^%rW2#Ii<zYJZ26Xzl+B=waiiEbNzOJ|?RdX4Lc2vyS9SNrpk_*F
zdBXW9X3e|S==QJ5fCOWLRdCe*aYz+LxPGK?)Dnod{OhIf3Q2e%8|nnp;qUw~hSAWs
zH?Rd#mt3QQG<dpuXS&>oFxx7YO7(Hep6rC7fFqN(Rr5z<b)tvNd*j94rev9?l$#d(
zd`Q?E)G>JS0Ok>bAj#Q#$=x3ZP&ll!CtIGeinZ6VhX{cO*!wE#GJZ=vU7~XLm%GGm
zh~+iA)6LaRrDnY?=t$vf%}dvTKe1eWLeBC+-hrHw=Y}ht7aW6HS49ap+m~M@%i8<t
z42(y<z0v7K4SB_8RX^NiRAqQ%ru@)v3NQ3tqySjg(rvg8N;xk>(OsfGcnjG?D*4-V
z^1;IxDEmKN0SN%M*nBpe#K)Z7BO0quSV&!pmknDH(7(+2g0u6do;;sMN4a1jVkPH*
zk>-QUGKG+a;OK}f<SS1@Z>Zh<8&4OGU4u22DJTkjB!aAG5isFsFp$}Vo+FEj<ejT0
z_b=EY`x~Zz19!hB8)zfLe4%>K-f-vJjB`_Q&!<^OS=LGu2l9O5L&1Xi(y6pBdF8>@
z1kGpO^7R$&*_e~o1daaWK@#x&m5)V~?if+5mIyK2v8$H-<Pd2;Pj_U|X!bnlx3b8$
zAvg}@c32T7-qS70tqPd@kR!C#pF*Y%-AJ`QA$sxY?2l-Y@`$3;VKvyEE9bjz%r^R7
ztDOL2xGWLXKe9U3M4T-v=Vwqf#0vZ9znIc!M9ESkiH?sK-f$af-i^gO_hKDhO-Mzo
zupOryZ^J)gTfamK>){%4+(FpgTcNmyuh?(Gh?cH|QR6<23{F?CoRLy6CQVIo8N$iJ
z_Y%ehUr@IPJr;;-XqkZgfSp3YA39&KyZ_47LQaYER&l_7PB8|uobMAo^EQ<}D%y5h
zu5tYR?0jCI`IPrP^?!gjoNb452nS#e?V`~5piW3}nC!+&u7(R1FQ7ty@jXxAg+-kx
zY+2;bd5WGUGz>uWieMUoq<mv&2;`=k%2xiC-Q!(&`}HVxn}_WyRHmiN27pp@F$5wF
zo}Xd0d|(20tvIQOkDb*L$H}}F9dVtE*<hk_*<Da#8KEsM9Z4P!S9JAjk_~F32z^HC
zYKpqIg3jyD7!7{pM;5+bkGoPSPAz7frnyRJRgQ>@HN;*uL8~8_(8hLM^G24+$)2h1
zt#b}PU72GbigJx0uMrIHf<@5h8@5BHdt%S>1~m~ZF+E_SarJp$485J{wWg$okcZm4
z;dvP@-S%7Ng1#;j-SxD_5+m_<klPLHvF+vN*coO689OxC8vgQ<5JGVpR`rDqmE(&I
zMe=Oh_cqpIw^hG|Ld#NQaCAFJBMPg!xPC#8#39XRft>t~tncF{;Cs6PrOnYn{aXK6
z39>(fLpQ$_0JGgi>yRAQf(u5GmX84%cri@@_})h$d0P}-?BpLoKPcKmPh@v?f*wb4
z^l?&Eeir6!1(EkMSK!rJJGfvpiaaoi^<cWlRgGB9(g><uW!sW?S1$cH_{u)JL&UF<
zP_SswCW>a1jM|#F7V3=CV}DmuJI;9uc~x4|rSi(VOv^4CczkF86D#7#<A;VAkYxAc
zBw+{F+Ux}|g1Ha^Xf}C1>(kCxL1)52K7iy5MuM!XXC4C*7#RhUjN{+`Il~_sjR*PV
z=v%)*Qy~e{)im_61$RNj%gB?R80~@wi#FH(!a;+GSk&7~VKK#NosWo?p^R-`FrS+e
zjQW0RaN(H2Y_**ENjS1c2EWY6Pe0lN5a6lnYB#`=Ckn#U-Cfv&!b+V`*&v9<eW94_
z7)$_@G&i58XBMn{CLw_xieIUxq?5Wp;Q5B4R35MQQeW@jf2(ApR)1eR{F^ab@Sq`+
z*t6BZol`$&`9Tary|S5gt?KFX556c|yyA&eG=;-{ht6f+E2vCJwzNKty%uml0WC{X
zNQlBZ8XXH64mv&Q*!NAS16>5Bq{H8p<2W{G1=_H3;cQ044{MkLuDAY|J9Z+3g?@Qm
zWwwhoS6Me~jQT5*OVC)3sS$k_8m9-=cH)*`a~xbf&K<8I(n~Akrsv<B{Ou0gEW90+
ztKG-ewz+NpfP|}W6G+t*o;xf*Vor*_Yh8$ImcQfmcmRLrmKidcLh-qAH#Qs_%(ES2
z;}2B{h#haL2W7Hf!d(zH4Js~V#!l#@#TxV#JSZH{PcuGYAolVYTuIo`=Y(Xgk>wc5
zIUj@$+Inz>ue5BrHVX~%+qmaB7i>(EsA<UwCPtQsGfJ{Ssv;Q?z^?}e%+3ckqY(=*
z6MuuA_2_;7HJKkT>NvN=oYh_1=RG_38wJn#YQJ}2EpD^ailmQ=pG27JC8*yP+Jp@9
zEu3ih91UF$+-l#jstbt*WmWW&m9-F*c*Hv`WakCX!Tlhf3VaoNjx3%udcx<tx;y5F
zG<>V;#>)QL69lp5Z4A5R0VTN12x3=+XxHsD%dsllmZt*BKrk?8_>VDBukywCj(};-
zv18+H9Ju?T$+z3S7#CXP5uPa|lhIhmdkeik>DcZQwQYN$m|E$|3F-p~k*#UNO2>Zi
z{^`jX#NVsAg|Z=`OdJkGkk_4ddP5>`<KCw<Izu9e-YoJup`j?1e&;)h&$74S<B5FH
zA~585hu{)UM=FTIiDjH51S81sM+sA-hQ;D63>0rEiXC$t6u;Y}CKV5ala#vfO-T&S
z`*MSIHAcy7M?4Q3@8rhI)e{rQ<+j8k&DVRae!o*|{~9d6Qv$|!aG<kJM50ejECw+X
z(VFH-`Rf`kF#gJJ2)w@3%+!=+8v8FSvl}Y7pQLpjg+&Yun(c5s1nn%RFAPd63+2of
zaXXh}eX&XGK7e}jCnaedX}6m@0<q8R87V!G!*T8%5{_mt;)^_e6lsyY@iyG@*9$yS
zHajHCG<&6jzz8x^>NB)UgHVp;R=-w6FjqodN?Q;LZ88nKfY}p&*y%iFh(x|<F9GYr
zJb(FJdy>P|)d#N4Autht2dz~tgy2DO>?*Cz8A2JbYm(JLa@3$51WV+PEf>0E3m@(9
zK3k(j7_rtn_yCs;54k#F#EnEcNJ6wW&`n@3!o~+jzb}b6Tgg2=KlqVUhF@G!G|LT#
z(}<F^TcTe`)<vcPem~*HaF*-2=bw3H41wb@&^<6xM5Z7@8JR{|u?NCw7@r9ZV@)kz
z*09OQ0=Wpqv~h`(WbOqAt~Z4WlIctWztVJJ5Mx>`4(VobEWnodb-XNVG9v%3fCYSZ
z@=tzD?pRxpe_=6foQKIVig7d_6)lBj#z_1~<LhqT78!oomzSX@do+C|H}VvRFLMB{
zm@3L$G$K=THp1VKOQhK6cN5RHtC#O}d_%#jjbGmJ#&lS439qCwg2G`QM!l5HE?k(k
z<R^zLp6Vy%S^5=&89qYeL@`i(zP&c+ygBKhvMAEFW}7i{Ih~Gp|GY!^#gK*xw6QD-
z821}`*EE|zdN?@1ehubh4q!avBekum`8oLJS2VifRMf*m{C>g#|4?hFg14dn*wN%H
z!|fY<r`Bb3{UHTJB}8OA{kct(JSZ(vlfb$)r2%u>VX5{F2vNv;Mf9o`%4W)C;R25N
z0Q-8Hb!uFxg860ttE44_(f7y>b5zMb-VjAo^B8tU>g6)@t(p-3_kd!qz<TU0cE}&w
zxJG1--0(G$)(myqvTIRl6;q`9p4g~id<cFJFJzujZIbGWX~L{23^;PMw7FIu;VEY_
zmjt*eV{$}=G0}ZJ+2E|_gWy{+NiVS-Y%9vKY3&YynWGu~t}s6&@cr}0sT3HrZz+qY
zy7RU#o8U%Iyzp&n>)HLBUeGF-+uJC#SzdsVe+nZC#G#Opu-m`2p)O%5TR|<J4^}`=
zFMcT9J+a&W2E3j_sf;g1PX^(!43bceT<MweMeb!1fw_mQA%S%oKYZz9Y{<phO|{qw
za6eNs6<*i)h@rtkPdN4NQfP(jO)@(&=3isf;<LF2Qojmfvy^ZCVO=UxO+Kwxs1V^p
zjWJ-<F2z&7BygdojVnoM%b`QJAe1?ya5-h42b2g;q-&_8pQfA+b~<)3r4Wiy$^Z^n
zN50AjD<T&&jDWS1-<E)LBe^4hi6lpY*VPkY%1GQFIt^#T2@dy5n8}jRKs1LlXR6L7
z(PM_dB$aqu1M{fA2u8)I1YyWxDbuHaSKomT21n<RN-w6-E8^?AjzjU6U{SOoE|^c1
z?Jk%Pzr$NxQ`N9n$Hq7C1Uq1TL)Cu_YH86kJQ>wo^AYL2k!3P7LuXP{8u{L9pn-&B
znBh1uAlo$?AhZ38k%mH!(YugNEL}CK<%JqutY252I>m-6#Zg%TRbV+D@Y{w(zBll0
zYdk3$Hp5r*h2yY;2go#HXfBzIfTkCGANbI{I(|(=%xcC}jkO;^j?+aF6gjAvmHSuO
zm%on&7nA%sDpY_Jj~{l5%yPq%8OpjRY#pXk7PZSV8SN5OAH9xeT=Axd)N$H2pWC-b
zAM9{p6>(;=AH8f8lejajF{D)|$<?C9B1mAMhim>77G9_{VQtFe!|AwKmS;S;lzx~x
zgG^NbYmRi_FXvvxt%u>%+GcxU`n~mQB<rEQ9c%VnhBeC3Oq!g}!-O;WG%s}dZJOCo
z7X}aaD%~!~5X2rpD6Z|wbU&0H_SHbXweq%fn&=j|`24zYiOwB&U{ikk7)||<p{PKv
zzUNSRi|u{-Ca_6e0lDwVf271rd24~zt~4UAdW3Ag)2_-{X_zhK_A!}KFbUUKAGsC1
z4--#QG4$+W*H%8AYXwyoW#;y=_>3+KTtiJ!o+OwZTP`Iov<?Y}O_ls$zX`9`4i3$A
zm0-U)vOc)%msFtu-DCrV5^t$+ll4XG$1->WPT#yb1Ato@{T=9kIX1ri*4LIL3vhC;
z%hr6`VUc5X`)Ep%q~hONfCO5*O|z!5<2@G=9-qEhuODqa_{k4c-g?ya1Q?4VMp6|_
z=kf+5cf@7m7%d2%H=|FQG)jD%Z&E7Xz-|>;>t1~BoOu=tVUQ(Yz<Z8nTKV0JS^F&a
z*e*PkYnIgc4=q<B-7f_7`l}<>1wpg8&vDxi`OkheTAPKWUap*9Z-421Ixn@3cdD$G
zExmo|zw<y@Qs3fDaGx~d3~M#*IeL*FK?Mv;*W~1G-I@WMNY#`v40=z^d_@j&+saK&
z^^ZAcBJpnFo0Hm^m4D$-RUIl)ztV#?FoQwOQS?C=9As<V+q?n+x<IMYiTKjysv$R2
z#F@>%S!dtWgj~AQ^qtncDKXQU*i?>!lO!5uG=JbOXbLz^wRbZeaatssnrM+o8KPL9
zdQ~1(=R9uflt`Cc6cgyu(5UJ%mA~=vw3h2?&EOk&FWzd-Z1^*WmDz$O@sQySK!*;`
z^hi?nW!-o8BG;P9RB+R_s{D57T5%MsTTpuDg;2sjil2^sNpPn*^J;_A0{DzFoVe$O
zUgCl#n)PdEx$+O_yxlGSiZPeoI?}ZtdNZjYjg~Xvp8ER?f5g1j8}JX3J=Yb5lCFTG
zy^BvIXS+=1-l(069=&YyZ+nNdBk1|i$c~Y&OHN*0!to^#zD%7~2Nmiw8#u6lhMZRO
zKb1${bgCH9E!Yq31<<`(mE~fOBE8a@7q#VLsU~W*r=J$+IT#OwtMrq17vq-x!HA~}
zPLc7gz|}dp4$KgRk!qZhXiE*6PlnW*(G$3gWTO%1X|o-|0XaiB!zQzbgn8gtIHuIK
zS!6C))tCOVXUw?C>SjM=u*mdyId;%+jDgNh5=-LglqK7&#NM5@cMLMU_?8bLuJ-3$
z_2kmRRV=ndsD-KXG647f<%SvNFxdwGh@#o)Cz##h*NL?AK71{TNk(d(X@~oB4{W5c
zEu^HqwTGpoCH3`(iY48(L2d50fUuEJQ}Q$XneB%-#VN<D<e4Y9fPL5jhIA}jt4%}}
zGr_8GgQ&S{Jtc-GI!6ROGL)IGfJSsjlOjP!qXk#clET)AO}5@6emj=3%EIESP!N0b
z(ULT`H7z}!S8C=ki;)mBw;p0}z*5q<`>ECKRC;pXk*$a4nyHW5bbNAx)GB2kk@pE%
z=w2&VJAXWvzOJ%*pvU%EV}!hXy3!ApZ20U~>d=1a*m-VRNdYYEBO9<esnatu<TcKX
z7s@@?dZuu2HHW5K7`6^8E;4%VY}9Kz@@iRr?zHq7mKi5B2HhiKvoCmL8}vpuJ66u(
zpu6MJIz45TX$rH9#+t&qkObd8ux^z<9$x<`;d(sg@OOYckKK~1Cy1{iU#PDA#y1R5
zeu2vOh|v5NS3_Vb)L9x$z+D)hs9AJqerzE%muLB+qoe*x1VjA^puU8qS$;ET#ustn
zlt58Y(7Q9W6xWu_B{g$TgrM9k0bGcF4xaxoeOpU`F?-g0i+`sX;29skm*4(@IY4M)
zl&wZ$cW?5x#vCTeMbd23eNz0eaFr@mu|5cl8{_97qme?V-1vbcmrlb*>C0-s2#fJ?
z0>o;xhXH+^&yBIy9u+-{aot0<yhZbmvI;UVz1tH+!;$mh1w6pmLiXQUE-fq<MR#@q
zX?bidMrlH^Yav(+hYf5LZ4p_v8S2te%<kvF%$b&PAehE+#Vk=hESc)@xq}}!YvlAl
z^;h)=8I?q7#Y`00kEMpnkSy|X#fTkV_|e%OUMBtqpD)C4G8)^E=ZV<;xERm2%`k(B
zt)N&x50I+N`)@2#Jo3y0DExNo!K&@N--wLWD|SN?hFYsCNV4_ao$MHl6gTvfuoY%^
zR`1c@v#?vp1kN>hgGXHuoehJZJ#*QClxeGrHHHPA;v+#kQn<YM3u#X#*nL=*mh~l)
z2pIBDjWNz?<>0_lTMUb#*Op%wdc~7m4utrVEhL36AkE_R+5l3@yM3hOfR3<ElI;ZZ
zYfwVpnA^$2JmZ0)vI{>kef@%1A?;$5swdaaZw}DsD%`&N+4D$lQm84g%5Atvs7=IG
zbsIKDaWE#yar-|uOFw3>$2%@V`(JUw2_>OxW}LdxImVj;Y*gg%vM*^n!x|-G6^4b}
zr+0n(a!f$~!`Tj_7B&$FrL`?8`O{67oVB7F4Aycw8`WCpC+rP9;<wH-=uJ8Agj@>7
zzO7LA6Bsx9qJXOHBtA7D%|9*ZFSR@32<DJ*_P5T-t4p`5Lc$m+0b_IfbPIp$UrnSV
zjF~l*_lPecTY@NPv~AECJ^Fk1O2_(60zD7LNaFp%Z1dRec(B2%%<<?Woa^2;g{Z|h
zn(G1&%|@bk&Pc;Ef-KFInY)iK0UzJ&Gs$HjS)VgEAPk`9%qDplv01g`+CZ7(i@9j|
zqRKy?>DGvmd*ok9*M))epP*{j${h;HC3k+A?AwGao#brOv>8s6$Iyx>?$M?rYj+H$
z@pVjCfKes{DHe~G)h#N!#w^ihtJL_9@P*_;vde?j%8PH_mPdR?xicsscR?M*D9=7S
zZm1}}p9o3pNJ{Q!+G_F3+}e&FH5&L1_jcS9lze*5#ajxyP4M%INxcKkQjdBJ?fC|p
zPB*O4*J{jfhps`0hetaw4-utmR9XT&fYt!|w1dgOE4mGTMLeaYzq3>BM50lcZTSs*
z=Pngte&93_7Pa`^kmCo19f=kh99r?^m3*dTnwt&OI|tvnoHaN1j*iMEa+v*E*G#W3
zc=j3)B)g;a^(Sg7g@}l<!I+?z=y})sdQx;Q^D-A~)v0Q86fH8(s-n5{!{Sd(zp4v@
zv<9oTv8S+82J&f3^0f?HwEzX04XvXTXrJ5ck+OFIasIy}g-TM~P(gxEJMWY?064>Z
zE4fy#HY8rdTBWrs>2Cjhl5f3|bSxuK{qmuj)Jx4F>h=fwxiH%(=~+)+jxiDPbnSlk
zSb`><yXT~oHp&BB04GNb2Omq%@J!=CJwvE1xy=&Yjpw1u+@C)3+7>txUJf<X611PB
zV@Oh0;r=)hKomd1u-dLGDKcREWJ(4Cf7cQcAA9s6Ee?3>vFfSUEmmST_arZ;xfLVM
z=gFhPfJmdqf`ma3dL~J_rP0ikbxV7D-5+%`l{$>}=AjFFBZhjNEJOtY(;h<29R;qn
z70`agrSf~#RM?M(W*?TJ<&ISR2UeEY+!<F+*g{{Y6WkZ4v#og~F1eIM@-I)pD$2b$
z$Y)$BtG3&$K~<Qe4T(SBFCfHLxfqUU>o4nTf3@IX6^A=MOmb1_ouvw&%RX~tH=~uE
zJEjZ02(?Vr6Zjgro{S9R4EP{C!!r>0aLqe%YdYGkpCq$=l&ZS0G}TJv+B#zrThqV-
zI>pbYIfA!T-a5AXmlKZM7A{<+C+Bod<7%0HkjCnB-pM+k$PJk@s45aS$Zzsnv5&0m
zBhiFM*DZw<5q=HUL}(y@cno&dtc%mtluTOL#0*aq=hfsY$P5)481W2UXkR(Wm?u7c
zkF(t45C1~n`2bNTbtl<oFU<6@eqeIvq|aBlA#H3FpC}rlbOLi;l6Y(~+jheU)9sY&
zr^fx}=#9IH?D$IS1ySDogi21=;Td7_?X8Z-VRj-=&@*#o+=pB#4&tkr_bJ7q`W?75
z-%|uT;VdgD&FOFDG7AUo%jVNjIH7`j&R?+!eG3<y2|N5lAtQzEs`Gc-Md51-zfBq<
z0EZ<o%l=z^5`=TT8*TT&yLBs8`%DVJvt!y<(!%`6CTU}t9<b4wuDLVAGq*LL+r!w_
zasP(Ys(py>{wmy70K`+u#ADXuTRqED>4Z>WKF)J&*n#T#b!WcBU{*|kR9ibaQZFT^
z4AC7j4CT2wNDmK=$cRz<Rm#=9Z*$j;=uIBTTHwvSO4!=Ivq<L{Q4M9Z?}~yQ_&z9-
zHcf;CI5^iOJfOdrKX)_A#8*o-ScK?rcpH{L<`;XmJRC~;n(mtIC*zSn$}y<Pd=Ybn
z@JyGq@4)(lekRf}wY&ZKi7SU>&T(u7+^_3+58&~Z$od&jh@IzZAcpzog|eqL_+zdG
zhaUX*u&2|;s7^y;W*_p$dduZcj@owKAqYMMCUYZ(>mxV~T~jTE8VtGQDD*<o=Lqu3
z2-dlx0vk`39(KysM5ZM|9QzbJwK>@_31-aeMw6=0{K*nY)?0YoxDt2v`hhIQ10VKY
z&w}&ONcyJFvyC2s6PX533?@~;yF4U3nu7Mb@~cw8Y3JPCp(}j^Oj0NBt*|=@)n2e?
zAR3LS#Q0^7eWLJPs&zXQ1bIsw&*s$IZply-@R6A!X)yCMY<Me*;8puu5-o9a7-TG=
zGpim*6|F_Obl4k=6f6wiIn`zTYc<cF)na@xXcdpM#<<wc_+CGOW(+)nN8b&)xU|kP
z36eNRe;Nx2JzWnO&<^)o&s~qIlwkF2Fm2=3G&h?l{J8Ef-|Z98gW!b}DiqI?Qh5h8
zSYXXprf;SQZ>(RLsti3zdV8Tr5zid3(j{@&2d<=1p$k=ENn%v)F1}~C<;ty;k4Ubu
zd|#LfXsLvS%WJ5eron*re-9!SJ5WYLQc_m8RdrI6??28KD{@3*_2EZ#yZW;Mu!hK%
z8YaRNM;uV3W05Z)s=;;SYzt(9W1~QPC2*$v?ZdQ(!F9@cn{*kN$uf>XiEUm!MGRLe
zv4+TI$K)gNk?pQ%7Hzp|(Bl1bGNfy&Zyw@xaO%a4Z`xFHmZnVW^!Uv3{dzDHEQK2~
zvHdmwR|@Xb`WAWje14~l_mmcoLxKw?@;sdd!%syf=H1S<==_B<EIq{T{fz6--ZyXe
zCap@TcA8$_C;ZoqZ7XGx4;MpB4eVq#l}Pp~w^4fQR_V2s<dg8oUUmH$lWysxba9AF
zx}_%6bRl@M)hm}YVt0QsuEf+H4O!0!ec6ev{?Gl@_t?*7loO8?$VJl8HXXmJLK)51
zKSBV;(fRnz_XKidU8W>yWIWG2I3D3L9Cq#HX(8~()Q|f=>OeGrPIY$nipR4(b{neI
z#}L;5QyZ#Wb1acHnY+ga933pald8a|L)Maqk(bfqNpJJFx8br6ftLlemXZ#ap26ve
zXWRa2oeEFyqUv%{FP{%@fTY1}Ik9e|n#qT5!ky^tZ%c+8#FHSNXZ#7{SFt<K33Aoc
z58arDv&u5Oih%5Xy>Y*_f^@=^LwThD2I(gabtv(tNY@M~RR4I@BDOfL{~%)AjjapY
zCM92&2@x`g0Tz*Zfh#j{550Jm>>DuJ6>r#39tY18pWxr^l2E;u;T)6XE2;mIyK|DU
zQJ<>p-ETxR4S7bh*q68K(^(zVl|p3`v`7>cR{KcxQnz^E^U!4Ce$GgHY&Uu=^%B}w
z=IH?S!i+FBD~@WNF19KfN7pOiwuX>432bckpDW9K-09}EkZD0xe_jAy=Mmp3o~WRd
z7H+k4SxOrC98_A;aP)GT!I+0VDTC-Mm~x5z-jYp=JSK1a27X{+8c8NBv&L{zybdAO
zLrSPO5LI1{ilo3mI;M#|D1}qqFAVN`M}j2+nZm>;O3XNS&@mYD0zIM*=H^);y=4st
zgd2J>itZa*rO<U><%&7h)h(MCvHuY$(RI_(WNq)5Canx;q|YoJaVeW>=u?+%vzBd#
zt<Hsfo=EcV*Hx{%r>(mU6PD@7YFE-^&%P?2#RfMS;(B%0tLr*C>pEf;-TxUon<}37
zj$ZJt#HkK**jDwLMsKNY{Uv+mk+pmYKkxnh;J)+w{Q8l9p%Hydj}EAJ>_vr~Foelp
z9ICCOI1ttKA2sNlY02fT{pc9`j)0EN%;Z(h?VH~P?+cW{=$}6kb^+x*g)@Fqy?K|~
zI^Qz7)sN<mrVEW`y{f9>CJiedk6kY3n2rSmKYcGDF|X531z$G(?hrcSZ7azd(@uq6
zHUsVuUjC~k{IVHzhrpZgpFELY?Jzow$0CBC;y`hWw6xRzCdhuzo1wC0p?FXg7-M}T
zo`4b<yH8DA`&;at@clyM7lL=f868>Ugxo#x#AXOR_8oC<z>N#7<gfn`;7}ElZD3dd
zqjN}T-kt~Z{MHz+HvPZa?e)B@KIMew89oVrg9#6Al?WAi{(o&}Dj@-J6*pNRXgtgd
z5lwjSgiJa!OD&Lm%{CYvnqv`%nwZHN`lXPnAIJ@=vmqES{6d3OsPeP=rmo!s0%Niw
z$j-Lkfxtf?{P2&&bRhiIONnbBymXr(RTy`~t(sC6O#jo}x0Th4EcJg4cKLsB{}XJO
zPeLjPZ0COpT4{r6*PIR6)WOZ@Zc#^ej`c~f1r3u8dQG;VasD6K2LIOce>!jd@1p;&
zOuhfDXZL^gY=>z#1cA~6f$9Ot&Gtz+1A*!WfjavK>Oa|4pqFQ8Q~}dI4O-S<LUXt8
z<_|Bb{9}za<sbJ=JzCYd=W0?Do7)I(2&>*7ZatP7O@ee@MoQh?w1*fT%(>qa4KSy`
zvf2>5UXDbY7*l`!0mO5`AC2+CN*&2}Z#Bor{aN~Lu2z_HmQ^1A0mDXgV)yy>cJ&nB
zxV^nc74Z5_mPu!!sKBaBn+>?%du%fT)~2s&)~<wSkL-j<ecoG5FUq+u4I<+Y>c^t>
z6!g{A-^qrXn4NI2v59yOR}GHLBM^kg7Oyb4udddZ{Pz5VleVlw<t6x=$(|*KMfH<A
zZ+A<MkdCv>$*0`2Dt%T`{kOyY3rB$L;-e51$Bc)2{6lv%AP*M_@M=f~bp83B7gRra
zDF?XtuRw3n){SVzKpqq$<jNx=mftOR9;?v3GwZz>hvVlGoBp#%d<u>&?cTr!gP6o4
zqa=G$Y<FO=Qa>{nkNqi>QSdZ37dc61@GYFr(3(ak$AGrY^PkO{Iy&sBlf;9{&-Tv%
zAp0IsAC8~1uiC?KRv9pOZA7yX;diy_!b$27f^(6%QpC^0Iqj?Zj9*872#!Wx#Y9UX
zs`r>vc*vdo5>$5%R&9holO86?RSUl`=Qaxrxgt)MY@fK2b|-wqT!@&0O$EqVSa{v6
zY)x^<GZ77Wus;%dNS((?xv2Ji-6x4<FU6Ks;9+W~BMcRSnX(dw87ZXd?IV)h2dDIS
zqawJ&Vq40hY4wyWr=Q~vsFTT^cA2u=M}7!B>FURt8NmlakoE)BFkMVhu|~!LRJARi
z)<>Yd_fy&q=~IlIZLV_^CsLDK49j+$e$ILswpSh$42d6*vu%{QH62fa?o=<(aG;ZE
z6R+(@(?ca6QYkP`V9=d55{5ir!u>?Zc@{oedcTld``UaGoWthp-v>}{91`r+t=L7G
z)$EyjGpKT8)FC@~nGNr~t`Ml*z@Lk`aX)iMik&tLi}3mgP<*U*B)6CF+KA<C&qz|E
z>6O<dbZ2pz?u?KeWB1;g%UfA{ki{V&dM{bA@nTxHn5*+!`^sy+DX~K^S@#r-G&0jS
zZ8P7OSL3nR>GeE9XR`U0CbD|N7)+vR8p2#e8TvI`4{<;;qWB9N%o7m!cAWZ%`sug-
z%wCsM8<Ue&H43qLe>?#wO>VrSj9zp9?R5K$;j+m5v}}Dww}JWU-QVGXP{-hMW}P*9
zBzQO&4(MUouD{$^Ez4(V6*(R&J2KMxQM7dte*3;&`trfjt2OcvtPJuQ3eoxIGtQLU
zbQIF!!AbfjCp_fLoeQVgXX~$8M*6CbyS-iQMyrIe@n{L|1UZ}2RjDDmVqPRx;7H<e
zL9P~=po2G)G1{+fO@6#l!mmz6#C>vPd6S}Shrr=Enra_wapeM?*tUEQU+m=9xk(8Z
zA&?0xDY@>7hG+BLSGkrj2US=7(^b_?O*C^O6XaQQOJP@Jrg6y1b#u#nx2`ODul=&P
zVNjN#-I>0fU{!!wWJ%h-I22*L1Lnb4)ktTiz4vtB8?eFGJJ7tcPqJtb!L0^T6Cvh<
zF3<<fo#%5KbHsh0`%>&MO{lKjhOI7gw&A-GO*xlP!UcIJ&e8bYXZ}=>r}a1j=8)e_
zuvXXI)tCZtvb80(8DM|B+KgB1TO#6zWrr=HoF|I7)Cp{v%o5A+vg^5iOW%srfrb&l
ziT7SXX^zbk!}mBdfC@SMs$7%?n8HLv?~@Qtfz>#DFcySVAlB&TTE7-FUP0+4x*JK;
zg4QH8aY~nW3(L1IitNuy7bXgwa{A(_)$8%42doombj8nGBwc8O(31l5UF3+et$VP&
zm&38M->p-{k#qfi?uu)#;mO5WE3=hK4BI6?Vjow?sLA9*@#usLK(Z_W=_Bnf`0VTd
z^1P{WJBa9eG?a!P=S!b%2SFs~k;cu_P{K^S8skEF3E7ouT6C=>bq-5Sp|%0rf_8ua
ziJZ~L^S%(WxIaW)WuPcT^vzGu4S*1^;o;&Ccy#laT@fC-G++S=aMVMk0n3_oDrLJ6
zE1=4RpcR8168cFR`H4}9_3`0wXVFJ3KDImV5UNbMQwPg*UHko!8UpDytrb02pbwPY
zATt9AqO%>ffU0wmHGipx9RQdXdT&0T?=|%D3Am72RyzmsUph-b&U_iBho2gYBJU#Y
zV_M~T0%c&3?{5x|nEbXw6f3p@`1}L%i99B-j6RW{0?WmCa=YdHCbdC*RoTacC^ntp
z5EbTRXG-`VZ8HR}3F)A1t3cMBZ&3c2Pnd;v4yCd|+petb**{bvr$8G2GuUK}9j*-U
z+CE1rNYko5rnj}$BaIuIN`S(~0TS$LFGMf=8zV<teqXJOoXSobS~?_&`O0&2JxUJj
z)tO~qEf^D=^4TBo-cG(xdi<ToB5$O-$Eu#!Kd({dnOcVSFaa#uSA_2;jN+_c;Y+0X
zqqYt5ja@QC`_V_)LMn3YWmFNNMql;FVOANUYLr1$Cnx3Dt7TqNzq2#(p5`lGDJ6ZO
z58ZjzF;o7LK{vOEn=*?L7K{o1!Q&FRrI?yvO#h8;I9QE-m1Fylj4ut&8y)&PJTx6n
zl}_JpD7y)}6?)^MymPE&S@$kg)lU#<X-|j-$F8po5fKZF@?yH4f1L^%+Hrcvu%Wfp
z99%0zWk-QiGK1kV4OWNvaz($y_)<2c+X0~e`>}J8vFi6@rC0CoM_cbqr-g~Bl!|xr
zuSA=WYl!RVxZUs%w5yfIOcM$FoLqcV@DC;a4Q8V-P#{CuKTAl7hvn}Gn!1b@-`QWt
zi}+G{f>skS0A^7=LHTjxG@CgJ-#HDsb}#CGQlc4e>2DLhf53yGx5DD+cl<VH>iIL{
zCXj`CF5y^BTHfuNQP5o({UG_ON8IeO#ke9-Z33fJ^f&5(cD>T7wxC;aB!Sqp&8zPR
zjSp^ON@(6c+CQdkV@ha+yoAs0u*#sZEN-OkqIJl&6|crMYz^m=!f!XL5F?zi#bF)%
zH;eNi%yW$<E_;A#8&e+VlV1vS@8V}~O38yP7`n$%4)Z!+h|f3x@N4~b1sCu3NV#P#
zA3z$}ohNux+?4M)on@5Ih&1=HPJrWIgd>_n{!p{wr8D5r93A5BlzyD^OKhnrI%JIK
z?Mf$qhJa-4G?$@XD<9x_ld0$&{mLfGJ9&bm0`;cEKR(4^V2JL+QO}hzR@%6URl9(B
zs!^t8+5TSAxLGjPIqe+%QzKKSfOmpnC6Fu}P0?QM5mNUBZ84MLAJWznT+nuk=5v0f
zJ*{Es$RymIdY+}khrie<h3>h9|L}VP<J4fS3g8(KE!-_CluAH3jrV!r$%)C2##*J*
z{d=kM-;eF^0eQYjt34Lmrf{P-N9E(u<f*}7`MiHO4Re<~t8J%Yj%4Mzce6ol%h{59
z_j-*-1%Aypf{Qqh17)&_%4-#SCh=h?Y4b|*V_%c*I$ckq*HePUF~A2LST}UkA7^hU
z&&U9V5ZPRuSvsIy+zarWLHN?Jbmi$VJ4WjLI)bmiF~56heK+m>Wo_<b<ps&%BJNdj
zQy6t8RU+^b=!#0OZPiK&%c}5-sV1yFawftDWbfYJ;XODKQd{$qNuT!Ju#f-wfbir{
zcjOEIb32Ri3C(rH;nMY=`~5%(l@SjK?n153`c+HBxzah&w9G`xfn?7J=?1)_PK$rz
z_ulS0Uo+^`(F;cU8I>dkBO8DtFFF(HS^aw_RKrW^xxy<HL_TdbL#Nv<D6nsEcB#yn
z%i+GY#m}cphjhWBkQ|3`9@F6?$n$mdua1}=*DnUGmUj<DeuQ5Jj81;f;PG+*q3L)~
z>dYY#FSAbISgW|M)HEh!#FgU1QoP&>UTQO+3YMbkn!>!Ke&>AARHsQeRp&iiG`EWk
z6kXaaVy7NzT9d@*>SM~8=mQ2Q7C-f^TGAS;F=(ro*D3&6K`yRQ(Q}{UKh7+;-qnD<
z4QtN)r|>y~YrwtRtiAWUyT|dpF5sB<E=F%dB6>-4b__RWT9N)9Dq|wD7{3htm5sZ8
zP7(WusX^wImFU8DD5cV5yE@e`-Nm1SBY9gy4E*^r*{f%UjawalgU!Z8`qQ?6$Gn9e
z*K~wDMZ4Q6R>{s%SHA*9yBaBH=+htgQM=S5Gkb5p46oZR`qb`C{rYn-$9&>*-`egp
zxR&*z>NL1oHt?sEbT1nE>Bl<j&CyF8s?3jWzKmZyKyIxrcUDVu)Gzh^`rBOKYAslc
z$)#L-UwWlGrHFm4yOpQ<wcF<SzMhY<e5C_JjFz-gk3deW_Okef_+Gb=^aUmm<gfT3
zVp@CJ{2`c6S%eX&@U=%%A~Seb63@4}$;ix~GB_;Rkj`#z(iRiAnY(H$pqI3vTc;sz
z9)N?R+9^5IH68MBjO?pSE20kc=k7f}+S{cG&Ek>-#Q^Uz6HNUU94Bl#9$VNF)9nfh
zO^6^q!M)d)U?{v^UVk;hMa7!BFQ?1Psr0Vd+%Z1fQkz6s^t7GPll~EQ?m~;e4(QM~
z7v8VFg@Lm7t-M|iiwN}*Sn;K)G(UD$7;tEP0beO=aZAh?Skm>o>~dEpUd1yiS6N<)
zZ79*xC-0&?csnBSId|q3E1<ZYVW;tglj%3Id4;(j+`oP4(c>;Y&|W-U-XFNY`fE}H
zd;)#dy#ijhb_&pu1YVqL72GJd^7ajWZv8-s@&1xisKZUQs(f#^T^($1zY#0l0|pH*
zI-*!SJbPF5FKmdj%qGf1(Y>1~q%IY8=`14-V}r0j@WWmF<<anDY6M#i)zvj>;tviz
zPshz0*Iy>UZlu<Y97T(>i-2xaSgJXRe`uKYD0UBBF~S0$!`#5IJ@7*)D}G|+fj7Ya
z=O%n6#rF-ki7j}WuuLUB=2xM;MzmalCY)>kz`Lb~1jUrJPXP^YH*c=pzFV#?1Xt`U
zf8(RVK`uAzlTp9cZ;!9Q7QyAH)+vU+e9BK&r8!+Z`@_&)4m_GQWL{aluj&`5nl3Xz
z&z=uUXk5zjCRYObiqk^kH@lIQwBD`fnra5_^zxWR4Z;d17ia=(Zmut<a_6gT4Zu5w
z_e6e0HlMYK$z#jI%l_FAPy0u1waJ-T)a#kYndxUgHVbsYbYAT>9qFj?yu9rXNRbY>
z%CJX}VPvdV-Cgm!g!sDYzyOoutAj*H5o!P{gqE%4(fyXU2z((!NS+8(+z`p<8g<v>
zk-y5#Kpo~hGvrN8HK!M@O`7<KSslrQ9x50l<L#<_R)6nQF()GRjHyY(ic;3kEvHJT
z2?wTAtUd|tqAftqC6Mr(EYB}0K<I_YeR}%A_Q=rw(~gK2L8wn@g2*4ai*enk`;&s?
z0$`$&&eWr7(z6uyJkP)gc5B~313o1&r=Jpex0<E%r*2x}s9=b6K5R4%{;K_1{b7k`
zoh88C^1yAtn0r9KcS3Flt=oaD2sZ!}>%A!H^cf&pyL56N{uCs|a1q`*sN(6TwK2Jl
zKwLW}&uK%iuIk1J7bQ{d!WZQHf$byrQSSa2$I!CPE9KL|J9i+iRd%iUnj|z?GhF#v
zF)F2nj!B_|X1U22xxli~lm(t`aNE2^V8CN=4Rn#yh`)Vr$znI-^TF;GVI%1JZ!dwu
zt!`hV8+Rp}rT6um3<9?~xLL86Gn4x_vdNx*8P}=>%#1Kf2H5pmLw{_kE$jz_Pu}A#
zOoC=+FrX>aL}(eW7{u3Ccb`1t5O~~SR#j?8C8y}q=+Q`LP7_D9sbBECw>#VAbVa?a
zqC<?Ul>_8xCzxVqu(WRR#CmD?d-0IChwF47y)I(DsE{71gEj=Y%8?zJAx-nXAGi*7
zDeC|)L=9veX2Y0K=KsQ9_bM{WtZ!Wx0!k=#av;?d@(>UA!y}0z0(xTwL3D_v$-1{y
z*z&cTf*0Mw$)YZgJNF>g<L8YGu~g5BL%zW^Lqi1VVwrB?WZ_ocYb?Yav;;3Q%*r|A
zNa1})*$-jf1-ci<VOO5G+f2i(W<L8S(FdE|#|IRI?wic{fbOD;F)-N?X`#Ux>ZZ?2
zCm*n}(+Yv2N!<7-?h}Tm))}IUPgTC^+!dr}h4W=3vrT9JpS~@ItNN{VxyCREnYKm@
z_7{8qA75`36-N`UjpFVO!GZ;s;4Z=4-Q67q7~F#gf&@=+cO3?IcXxN!Ao=Ipd*7U!
zbJ4SERdx52biMw(g>E37mJQmLpBrs9IM*Y3`g|UoBcI%2YVy9!CG6$hv)H`BH^mV$
zpj><;rTO4MxCs4BbRztaGIy69JZV`#*~QZmfl=Qp=Zs|dg_%$rl?^f#Wd327)XDDH
zWtF^}HuU258;P4E7BtY*wGu&VV`)A|KdIU?A|W8!i&Z0mh`<pyA0~nMWv@LI1y}K6
z6y^vzvxF2Drs@Kg4UBBhr;?F_l8Eq_uFFgZT4kN&YndHQBtuB|8s#qObvK<}o%h@%
zOj*3!-~74$`Ny#Kz5Z{`weJRC#kNM4{2Cl$29C$?Y9Ah5#BmZ=8a2cswIoV8X?=Tr
z9**55a|Q1nye3_7BdVcj1V3qLCq;gf`4H7yleUcjWr9|#kj0(TcI;8zWhq%`Cq8}_
zzWeNJw?``{S;?fo9?@QueOjt+!`O+Hyq%kg#QcJ-TDL8|_Ha>efNe(O7{s%x&cR8l
zxy1N2lj7tsNd^XxI+BHHC@Oy**nrOpXx&N6M|EeF&&BHg0H7a=Iz;Y$fkRbx_!2bl
zEfOFg^wFnY9*qA#mhQ6s={OpYEGnLMjabN4wZf)1-WWithAXY6?oB4<fZ7zn>VniZ
zu#-%767gcG54-LC_leZ)C@KkcW;*b{n2~Sz+Y_xtFeqIGwCn23q<@7O7mR?(%)FUw
z%gUh&jwU&CbIf$W{}M77kGyhygs=yGag2+uolyz6)4+PFahtxMRK~>KaWQOqjc%Ol
z)!F=Rr&CY#=XFvts8h{bc~kCBI_{q@-E-!{2Htd6nHJp}K?2xM(Vf_|xPOZcjX2<n
zKLl*pArTFE^BuzGr<P{Di^mxa7i3qYI^Zy6_Kw}ydRotP#-^PcWhGp~jCQUbLA}}x
za0TDhMzMvnmn|U)ju>;LalTj#55o%1sp0)l+2^}h)KNM{u>S#>_l(|=6HRCbIZRpD
z4o`CEpJpc1&qAx*5lVq2Wj&`XL)#3dWUue=*Xp`ptlpvi;_#}{PX8`nVn6O<6Z*|S
z3I@I6fEfs!H^N4zM4le=myV3dqexEni$Tq<XzG%1BUenIei;#WKqP_;dDX2%JMH8+
z^a5G2=nf5iWz(L{?o(#F(ecRcA}-=*hF93|cbsbtvo4-+kV3oQCdcUKVej}yc+C>(
zlwi;2Pqw*^cui;uACVJ`FCR?N0)G=t{`@OcV8XX2X}$;$5}cCCMsZP__wH8~3!%ZB
zUXY3&mt~`Y$1GHmCn3y95X^C-&}w$9nJ)D5wRT*0sa$*(aixB_bG}P%)T6GB_mrfX
zO8O*#wk>iWU(Dl<rdNPvCeG{J@zlO_vF^u)bK)%=`Li8q0@}xpMsMFL2`<(MQ(3RY
zqo=kWtyh-ux0G(E2Q4Vf!y;u={ZrO6r`*@a4~S<4VuD>PrmI~4Qj}`~hueRGDFS83
zj9V=}`B1MQy7HEx@3SJU^xiEfO+hdz7rHx&lHN3Yv`Lj0M{AvLul)&c>B%uI9F0|O
z1O%Ut$m`7Z&?l*7v@m(L^v3YRcJu+>56gN<;OJm-^5ulR2e*+cLgp*i_l9rLN|;LI
zb9=^rZKRWeHV*#jRow9lJ<ivP@j5K9{-V)XKt~O)o-|DvfFX~8cZWk=Jd`ktryhX8
z4Hry=_p8%8xaei0ulXY66fDN1ja0%vm^bXeBbHwymahwR8dAPYmxjSQ2BN_ATKqzi
zl9wWL4$mvLKxb|zdiaYQ>OEKbDaDfG{+$84#SSkax}FH;Um@ih7Y=9rxcHHf7#?ll
z3$Y}f&&d=5RaOt*lt#Ch<%bZKUK^5R<dbGJbJV+~*m}bSV#eQbZ&o~(?=()6EXy@^
z9+^D6W)+9yfsweZ?L{t;NN!@XV#~w?9rK-?-eHD9o{PLw*h%8rbDkd3N&K3ez|9ne
zbf7#I@xTEz9cAt0oYr$-yA(SA20m?;*vKRzw7zcMBLZ~|NgT{K-~A%yuL^3v8$i=~
zFv`kw;}@hC0NhjR8cEKBVkR<HqS=My{KQrhsNqqRq&CekKJ38ENUh*=o#GPfQFybn
z61Ar<P{ZVNLYkiEiKShFM`o{)vZ1~th-{c-Og6_E+xeoHo{j~UQMB%OEx{HCzTI{5
z*sf^AohS)a%zTGwT{(w|$Qmc^mZSLy@I!c{8m`QOnBG<u+ZmK1=b7q^8-AhNMD@0K
zq~CJs??TRHC~e+r7qGFgw9e>gJ&+Ys(o$Bt>j20?eH&Z5!G)m~$P0JAR>gz!l*#kO
z{xGPMstq--4;z->zILG9Y?@BT)sH4`v08%~E4dh$s_1o#O;^H^=@_O<v|t3#?Nw{f
zEy*VY;yX~%ge__-lS8aR`#M)m^{mKi9jlOZBjbeO$K0LQ8Lg5hk`hO<)8LprvKjuE
z{tC6iP1B!bSyZflEv9JSL7A(hn4lR8;qj(q9m-MskjkH^j9-#3c0fukV$k*GN|!Ss
zVlKGk%ar$qL^4C6H@@~L{gl+q15+DhcJV@E*x2gL|74l0$>zf+_A3rp*;i|o@>U(@
zG0=cgf^I}^P=tm+W|bbe#yBqAx6O8|Q1XQ>pqyCXr)j<fHbFNw`9d{5P(hI(WYGsV
z*F$BpH%C%X9f}o0Wd?%|hJRWu(FYept%et+h0)`QX+Sx_m8fA+cqb|7zr!_5Frwru
zwbObdQhveD*kr)SFS@8FNa-p(v7VcqP^4%O>OzHD%_(dwG}L(gC5#l@Tn&{8V~cD3
zt5B00_M!^5MyMMO8uXzFbwSRgZg0bK^JbCk<9m>KMjTAXceDOv^N^rYxfL|yKJftQ
zWjv&p(o2lNX&x8a46sT>isP8r9+v7*O7y9dKjferm0$la=}|1?KOi%#rTyOoq{2-<
z3V;V&1|T_!P&spn;Kv8Fi%zIPa=26E0ymB@UkF?q1W)Xcor}NQV1{Nn(K{aoM=XPn
zvmbiT_v}u#RuALS&mFQj(NLQ>mo?zLxNgpgzvMbuw*J}%d87wDxHiQ5x;9KuwXPKJ
zTH`WcSA=Jo0gNi6eGr1#G?kc~5tN<*VaW>}S0TIB;x>*HE?Esi_`DkHj%KaDOrzZ!
zf_()b;^n1f1@*AC{DJi>UXH@zZcY>4mn`@%u$BdUE3iA3U)rp#Yzw_QJPaTH{22!q
zth3?DDr$_7!{Mx1Ch2;T8b3h-b!&LrQ4ss!r;@peu+rU5=3yA#tsD$oSKu13n}5E4
z^!k}SNYHdqnX?9lQklm@2T&|y*0_?sk2bU2uM;EyU-&~3#>QyY#<4hhn2zv*Mx!%~
z0*@Ts9{&<q*cO{RPliQ1;fwd@4{)V01L$>-v2h*o0;4lzGAxr*FUFY$L>uumI7c9j
zW0iQyiJr%mX;R8+wbTL=o=e8on2TfQlxSHHv~pGnvQ^^zh@(=-S2~h&a~T{O(rCp<
z7O0Py!0d;2mFumMjynB?#eI{80dhE!HJto9b!4K0&B?kW;E`x@!%nLI`I(;6QOd8a
zTA=5kclG}3W@(g&hi<YHH#+}&hlU{UQyCrau3xz;l2`~28=0QT-;&~7yHnzlU>GNq
zMz@z*p?oJM_*EL4JP;FFnf{ODi7MaVW`GprLTRjWJtg*T5j)k>qfejQ`9WNpFP8P+
zV^&8!mpAg*K!`6u^y4IiN3f0H+xjo{sSgrFrK|IMEMwcBiFXVgm*~#;&cMn}n=@1?
zn1sfw6{A*`2)o%H=ueyv!mv1_HdEGNuv~f<;#h3}v>#(maAEuQ!TaM^NIyUnUKQ_9
zr`C(^4eH`8j4l6S?498^`1T7|oF?<L40v^K9;IF&AjUkmks}Zq0N4NDQ3&XTa|Au|
z6CJVh)gjd8n>zG%ytROBqydJS{%^DvJv#4eB45KhJp!CP2)ztOfZuH0N$rEuZQJ`l
zQ`o98ErU_y<>WW#L+c_!f8J#e5%@kAWkP>!Cf*`|0LZ>Y+6>|<8@F?LbYE~?CTe_z
zgno~0)zx0)(t6&kS#j;2hI0OG4&HLjtbYhqqOK&kWC6!MOnAUqy8P+RN;TwHw%V_E
ziI6nZ*=EUA;G5CT=`uAN6qz+w%?*qA`N?38>*Cj7&H~lAv8nFSAx&ml4Qf0l{Pr~I
z{5L%f8?86>hHY{<57_9(U8>{2J9)M*-c;}#^2QjRYmXRXz~$Tq*J%s^Im*u~{U1JX
zmKa$+f4imtAJ>x=Q8!LMUS)|r8=C^ZcKJw9nIm6xB5V5#@GDgNf5NYhdGWdrjJd~O
zw4PIhm-^d!ojqb<1LTNrhXj7ytpz^UMCih*codeJ;-h+3Qw3b(07PvW&Q5mRHrT9W
z^PqTKdCX;3aK~zy;_k&ouO8Y9#A`fsBszq*R)ir)pX}YO!~@JOL}S9%o>!CPecLTI
zn1`JX#`*NS6&>VLkCZ_>jtW)TT<R2wfYnVUIAjmgnEy&nUaO!wQV`KX#xY!wj#u8)
zGFq}P4$8xTS1L9EtysY7V?3||6YgO{F1tY@0FZo*Q>rp|MvicLXA}IFPQlnim*PM}
z`A<0MnV_7zfrsgq@zq~}W1cUp`?^~@#MO#e{n+Bs>MTyk+->>_25-?SVFh^SdyQJP
zDw2DJJkrjWMLw_DE!}bXc5fAS0aLtHQ%{_=D#4$$$<FVNpkGI&x;yJb11bzu&ny6_
zc=Oul&S5mS+%+n9e;f08V7nsb`n(7mY|krVS4H*y?3q)I$`t)w`S_87chds@Ni`ZD
z>8rf1)0d@!!-vnHxYz1z-OQySse=A_HH5sY0Fr-V+G<}MDI@61P8&l46m0QJts0Sg
z8mhhQh%c7%g=2jE>%)xV09zvu3i-klyFen_8X^2u(Aq>ozOaex9w#N~)ZW@F=Uy;#
zBAdu}!?zn65n#+V7>WX14C7B4Uhg0zm!=FWi?<CKaj=TyHjRr4`z73&c1M8PhgR?v
zF|7Xq-gXKl!lZOX#)M8T;&ufd^fSA-RKtt=<UXU-9rB&qGsmv(H^Wu~?D9ho%TXwF
z_~%x_tUeN5sw{#_DkmdUfXbl*GtWezPB0s9X72<)qi$<#_SefD#_pEa-$)x|P@Sc_
zJ%SD<-eJngnvF#5OtS#Y*>s+9kVcxr#BmlM(JH%2BW^49;0vFV_~)0tAHy+XD{!Am
zBvwV0%aWSE!k*hOY$~aBF(3!zO*-c12@ml{y?TXSnV}pU6_sSH9yt)ZIALt?Ot`9U
ztAvOuLu3Ea*uDyw9I*If@MU&Vb6dKbjBDpIsu80p89E5&z8gDM3+{vQ4l2k&Dp(Xt
zKctKFPm_H27TQoWa&=)`3l-kX(Qsk+mZJLQHf5SS${WLV3+TQy8z#tuPlgjJ=nA~I
zIs7VwmbEUr1Sf)Fw~nbko^Vyfj!P0OH3260<}vViX%1Wwn-vOg5hUL%K29h;d(WkE
zOTN>AyG?TiHI=m*)fEG6Oe&7r68zgF)`?oPhIJ0RH>RNgee{TgN@$IDxdBUrebgu`
z5W})vb*_ZBS=H|bCko5vs;)F~Zy4L!)1-}6p`;Bz>|tl4&mer(!GTKxhCzJ!9sK$*
zfwxz-{oKiA1qF`>EE8+VX+z<Og)BvFf9-)*l$D#{&J7JCKFjn!Fos$9QF8e8Ak>wj
zh!(*Kx^2+!s2ycvlvJ3SmB+7|Y$2D8-#7a-SF5L>Ht_BL*wlg`IZD(Va<-iTGS=&I
zZR66`**BFS&;9remy)V`y41WZIIa81fgH7a<rzV#s}9p=_Tvq|$W7$up7H{~*<C*1
zlhiZ_UFu4k2;6r`Aa=EQ&J*#|qAImnXoH5(%Bnk+Zr!dohi+Z(E5^pOV2d*ABXA3o
zEwz$m<Bt%>Ho<E_h3hnWh?7r~s0bPPp9hWPj{4zBcCsIzibPlSPl|r|5be~;W-?Xs
zQdg$;mLV((Zt_?AA?BF+q{hi^v}*{L-MLY4X}MT1Zt65P7)S0Dvr|OAd-=t?qyTeG
z{b#2)DhoDW_#f_HV{X^>g<$`MmHx+ChuE~cT5_}0Vd*Tm&uE(-8!Q5y=LgW{BGh$k
z4s!RI`lV#+=>ORRgk!b9x^&geQ9V*aV!u5akF9Cz?S5QH$Gpgu_Hp*SF%}VL#|y!C
z%y}=}@gDZP@x+=2X2rZzu^&clu!O!KH??Kfl@J5x@psP4H%KCsu3{%gbI1n9%z8TN
zH~b_a1cu4P^31kd5E~FlWx#Z(GjYUwV?!{-q%rM+FpX)niFYrkyCurLVZVOvue{mF
zu@;w4p)fg0crb{cc|`|JsdNim{<}UwEY?L8@Nk~A^?v7uEm=1?^gvaa2ph>?StISi
zrMNX4A*(qjny_WZhyrS2!An4ntc4qt>v88bqT2wMmeroV->;WesOCivu*3yy+|O~9
z>i_PvL3?nrR)sK$N`d(ne$4q6Ex6OLuXBNZ{0m_D_j@>v2ny;1f&MVA#qcqA%h^D`
zRTY)rA`yQtH9xTd)T;}iUA!)6j%-Cr*(Q8<r!-3wOGLI*o?&txdGJp6{$_a?qgbx1
z+|vil;-7v4TkDUvU2IHT-Ki~&MU6rA&cJnf$`If_d@oF$k9BciT-2!~%)>v6h29j*
zn*93agMXFdrTMDVY9cp!QvlFfPbBjict3BQF*juxc*lF1tKURqI@=g^6@~WQ4u)6w
zQSrRS84VpMUa?S5BFEp>!wP|h7!R>!@3wGbUOrVLT|Ozhb>S=DK)zwQ8{C*v{HHJh
zh$5A_3z&0Gm`;@A!whBI9SzmHhCtaGL|87%7y{e)NjNQ68>%uepA_bDTgSE5UCLUw
ztV2avA`kVK1TA7r^i^2qAO1r1d~xl9d!ADc#GD(s+Cb|z`K=uI^f?I7Y$WzEOC&en
z#n$^4ZrGLgJ0;J6OF>)|G($sd={&DBts*W8|4xo}4@?gUggNgf`+_i1g?9Ypj4@qf
z$O!c}^|J`~3fmF5Mzx;e!Wnwn#i*58hEC~m&QkRMeqON`9*U7w4G$TQTiB=Bpg$3O
zGah)d?thw{wL{(laawVQJjrj`UD1)!&|R3{tjNDR{)=wto!4xia57{4Wx5#dtesSw
z31nvOG&Ny~@VlHiV@fZEz#5#^d7WBW{hn^dJGlsOc7P)clUmpIEuDfFla-Y$H$#o8
z`Dxd;FKRKT4CN)Io8Nx>9jM2g%C*8Q{a}hd6&L?sQKK)yZ=d*og^j3qe~1}BP4tc2
zXJcEy|DVF_dF?r&_yg9VswSJwQWZ}55kWuW0By&a1av@x;{U!k_m5x9shNaKVIyIz
zfi0*LX<XLElP0*^Xw7!f?FdbqUtQNlT9=I_CCwBpc&CG_tJ3gDPUBE>J_U8gQps(C
zcDk{0&un)!H?p#mqd55%Z0#y56!=ZS!=vpev&d!$#H}!8ZTI)UY0J2Za<+m7jS`z}
zd)3>1Uospuc6Vkq`Rb*4pXrr2_X{OTMZ(d`cZY73nMxnyHl$ocw|pOCj8c7CAr-90
zHzE#-F9Ubsz0ah-@TN3`RBnVSQU@ZQJaLEH+e_aIirV;}hFSm7>=H0dR2AU@2$vW>
zWP3W0*{}SuxFiY#(4~z9TzQqCc4bO^j0>s!IjQ{Z#2dq}f4c+zu<LxfRnmg<rrZnE
zqvhIXN-v@EA0WBS`MA2v5$(9M4_yj@hMLdOg1&tjX+01`f5IumWZ|`u`P+!RwIN<)
zI9_y4!x3$L*@j1NcbJPbz%ct{eERzo;=zr1(3F>i&09I>@C>Qdzum54)6kS;cA9i<
z%l;eyv)C<qEoXDN@+2zb{`eu=$?4(!`}fiCdIg^N-|Igy_Xm`fS`vTH9qEy)@lJ5d
zcOdF*p~?>tslRw9uP2;ONx)s&O%~q9m~YA`cN0)|EUj;PW}U=lomDiVTA?qh-40PN
zTtBYNa9$WWyZs|puW0$UkS#*cj@LjztE{e&!;m(d*hYq}XxmqPu4F?x4aZqMC1uy`
z)9{Wp@>LW(DJmsflA!}&=4(&IOsvTBU8<0#qt@l%|GFbBGC~J%S`O-~|K$nilSoiR
zxrdlR#PVPQQ0@ofpOTgDP#!M=YnhS^vr|rTkQTE7hO6zyt{w&pK74+fV#NM#?+xJW
z4Y<N-|J0f&&YcNLr!)9|qd8e|a{7uH^%K;>gFnx->d7Yk@c0quwr2Q9P7!y*lhdMD
zv{Di!dnt&Dc#*%Sr!ymIG{~k`SM9wucM0qe&6NPM@_*N_0{&m>#|XgRR7rLP?FJN!
z6M>1HtdWx<QXa=Xh{zMLu8(pdx7}O*4d`$u20W9>7rrOfwq=XbtHNpg;`!rnD7sBo
z4r41a80m1haC-CqWFEwe+PV9L8Fr8MuPaPN=@-p1-(KM%ni70o=niiQYG*W*k#bL+
zOtw*zK|$@wh|b{~p0^b@DG$QMN9o4dEr2=u@+W@D?OM^L`Xwx1!PHkkP8A_cuRmgO
z4FN{Z`zAk3Jy4~hX9Ve%P5DPJoCqWTQ}t8JMIOxp^)i!v(Lyg6es}eX1-r$zsrpyh
zk2nHdv=#1n73ICyG188PM=RcA8lpM#<Lc$jxaHi$#s$2&kq~aXhhpV<tOrb+MNNYZ
zwlo@7mjDFU8rd^2(dw(Gb=c!BfxjGAU*zRY8;M+uN4s+WQzNkns|WfoE#=Cu6GGEF
zB&0&~<H8f`bK_vdv2}x~ZDDBBZEYbYw*WtCkBg=s{P2^TqAW8;d5D{9^e|UW5T~Tb
zm3%c$2ZVjIe+7J_Pa@ooi`n=-slojX_J6Fgu<xkj|7D4jiP@q24<Cu$@gqyc!g|5y
z|HnNyBHw-t7w@vU)OY$K<0^l0MaQLi*NKR7^}XBFSqE>^Az^=)S<pC@n$qIT?h(`r
z{Er;`qS>8<zw(s>y@1?HhR+cPo-F;@E(X&j6k~t4nFAZlf!$u01CO5i)y&r$P+7-#
zvdf!;nvONPbKr)Wg*(GtBUTqSgs0?SX_QqfqbK)o9>fhuwYlD#bD`_mn~Rmggk4Gv
zk6aEe_DQyxN8QQ9N5g2tVfz2$Me(H$dw?@FTQCF1`<j9$sA@Nhd;OTu&ddO@-F_1M
z9ld@iXKI;E))!6as$a4Z1y#RTxk7yH!*g5*m9@r`!ahX0Y-+1+fvD+i19P<aOIgrM
z3fN%-(}r$fJvXpt$9L7F3ZqAIgr&7?=q09kt0^d8lPgg%?G=wD8?u$+w?`sS^l&c0
zzP&i>RGEhD)Br%kR^>PN3)+Q~^>i*2Yo$PA%P${ffYO3t`^?a7)D~<_>}lsySK-6B
z0c1azmg*;E-OcDQShygBXBWZJ!nb8T=GXrWg@|J2K*Y4lV)!;F_@J0j!<~EAjR8zD
z!UqqgqtvL!4^f~?`?_?pW&Fog$*_Tw6U#~oJSwl5d?PAMVSi04H&Ro1i4$5H91cyj
z7*xE}n9#d0d7E$Wj->Qg@gJ)5iaI|`rLB8~d*Az!O%@ppLDAs)rN6Fz{^w08k8NgH
zxJyTe>_BS-{oRTQWI`Mhve5vkDzHjABE*;E8ES4U*T1QrwP;Rr^$f0jGoD?N+<r1#
z-`u+f0-0XG9q>=He|+S!){_ZF08w*HRm_b`&b+D#R}KHTW&1?Ns`qm(<&Bi9w{M%2
z3^K7Sk4g=dtH(yX_}dcGQb6hK{y0P306FHjtCNF$>)_V&_mu2)a1^`$)h*;A?Q7}j
z0Zuz7Y=e#N&b`p`#zwTb)s3!mQ8!bbs?S*3zH|p*pt;YL_!5g~xhLu$3B<U(Ud#SM
zYCvR&+x?^%#=3C9%w;&M2GlDPX0LcE-fy24UJ=SfUw&u$CO;C89<n;7;XI{yzOhBn
zLeo5e&LF(0AI3dAz(4Y2{bNj5E43jM4CLOSG~7)J7x2LmY2M2wEwC~EJRrNo;g>Mu
z5w}^u;diAjJr#%4<bggIEi5cOwGI}$TRVTpmA=}5B?8+sAQtFEym)c|GtV~jGlXZI
z$)%?-c3Lxp2^*f8H})lTzk13kU=cO|N^&ZFzuUuD;w`Y{B{&eIBcNrpj_WA&1`rkK
zxY{3UC=4~NrDxu(y@yVbHv+zk_;8f<3mbl5$qgM^S=}{T^nk>K;eKbKEB-i?HN7h@
zN_8~ugaJzPu$5N;N{FQmA!lX#F=bg})#)UgKN#i+>)5C;749UvIe9y?5--v2iSTXN
zIC(vm7yVquErk!Hnu@L~k%62k+<g9SVUD>eVE^t-SY53+Se15%1?)acSYFdLpK|6+
zquE0#yUxs*y#~mfyD2NcKCluKHd$m~1tLS5XMWYB(PKdxrZP;4oo3!?%-PCl2e#Nn
z7xtsUNj6nJC9zlJv}Z*ttu{S?pZ^5Nl?d+4!!LZml^vUtD8^G#C&KbSjhnJVmd3P9
zuSCo-Z3yjWeyO|i*QIB>QPS0D-bu)-L@zM?&V)99K#6nr?(zFTb4xiY_X#MwcUi(o
zPrvf$@q?UC1b-&1T?=`UyB|!&wId(czsK)-9&`Ji(U(tHlMs-dE3NIMUYpzI-O&pB
zac7G;VFP#yr?yp6OqlavaWhg_55qLuvP>X}Sm+DTab6v9^ULn{RnIn7caH1&y?6iY
z8`ZCQR9)MGC#)H_Pu7#3y1f?PMnu^9qyhWHh~1+T*e2PYN}pM+Ci+cE5VuFCvxda@
zd->+Z(Dio~w{(f8<i3QY9R-(@(Nl1Geyc(+zUt3fM2@^T`B|@y+`R|VnkU;1W7?eu
z8tag&c-_ji!TwV%^4>G8yK6tKp))6EJuqWq7Bw<piqwt~zuC3U&;P3244I(#ki@2S
zka$H;>^rnuM{bT3r!fmMuM3Xzd80*InCLt<aGh_H?d4prRqiaV==e8emq&vu`!|h+
z4&cqFq%MV(_l*~TZrh2SK2O-dh=rxtukHhZt@O2kK;Mpj_VRpT>Y}63Q@fRt|8@hp
z;i0<LCnudA<p`t4s<BQb<rZ4cCi}VC&hs_<(PQN7-eOL_1s@Mr!p!Q)&W+K&WASNL
zbrr#nl|orC+E{d36yK}2%5cC^|31}&VPS6U{Mh7-T*i2u$(?}B5{k|m`3f>GMZuE1
z{tiI~#;Lo@!TMVGqyY+kd+e`OmaB@q9z{+HpWWk*O3zIYzGv=P_$#01=He)1x#1sK
zKU_c`Jr2AU?iiIU>UL~druU<{nzo7cPU!tPOj$>xhjzIusS^#~n_T;Is4sKb-C9y{
z05D#)C;c0X-=aYmLj7d!A!KeP9O_w;>%Ta`QW&3=>+o^bxjFcES^E;EBX-|It?tGh
zf3zO+ZC#rlokt5g0Zp|d`eP1hFEfp&@?JN4OqHFS$pW7EjGQfgutmV#9Q+i;n4JL-
zpMX%TJI=g;cmQvnPub><LAJStA4F@!$ATJ}EVpK1C*2f&{ZVWKQ)SF+8C`-lG0Mmt
zgYN+@*hWDA??3#Sgnw*!;NJ(QFLQ*(j^Psgti^Zx)hwY#D`#9<+D`^i|B4!!1fgTU
zci_Mn;B$H3ob2z<4g9;-nY`H3gCglNVT4iUx#8BUN{ztd6(1cwZceFpZMv2?thkHG
z_<jKGZtYv|20eA^Eq{d!2m3Gd9OF}p9q1j)&*cjyxMlAcj6T^I;q76$+R6C|ZDb#$
zXppN|Ebc3F^&WbkOAGgvb*5u-Wd^wVIP5q~vvXMRl+4bdbk(MI^c{61<=d@~)q5$I
zsENo+#N~f$M}Fp$A7v`_*?^Vg%I(jMxAv^BZ^faMzwusTbn4vh4H^?xkW3YLEY>3Y
zjQAgOt?zwcHASSw-K-ciVWmxj(f{mtw$IeGil7*FBZ{n+lv-b$ylcm0A&;Lw>D&jU
z>4cpD<h_R%hh}%)WLYgej^vG5Q4_ey9uW;lLx=o4E@k6G$-e~!?0-@gguR>m8LIjv
zF{^9r{b<vvk4p*iOZD(}+$?DDEqyJ7G19Cx&VC-ba1Klu!3KV<OHV3Y^P^YgNCuo6
zYkMbp39{D%t35aOYJni)Ww21u9hLLd{cQh*R9myc0uw(NFaq2f{5>w0X!zsEW8j`k
z^f2^soLvrueHvpCXYgC7X|-@9k(N$e@W9$pL>sFun+HW_2bD3!L`&AJKg`Uvqpir@
zs{<A9j6VqT_siq$w7+biH-8&RP!q(WK&-w-9EC+V2mFFI*Z-5ei9d5{#y{auVJR$F
zw(V*+HsKBjnQB1@9<(~+FYP7=wONTG*ZLCr$d$>ajCJ60Vk_cIaYY!IfI%#na40CM
z$GDJcv#HZDHvpiq#Ry|{9}{1R82da9t!1WH_4j10;Vw<*>OqywiQslM<L2pbzn!vk
z2+}F-S^pRLQ=>rV<|bVsmPoeUm)*Je@GgbEXRh2tDSs5Syo&ag#-C(;Hayk?SgHv-
zxD2i4aLk*=z0eg{)fUgW9DOb6U;SbJ6BXh<uVpm;e?^24|7qu3F_F&<n;ibvIzg}T
zj}^pcwV=jz6LuCIvBGr#$K<5Hm+{*k%u6E_lHksv)w6jCnVQo2p@6qb)%j+%#Zw?1
zsHG`%!$aIZvF{Q*)_r+U-db`D)@DaNRGhOL0Y`7eCUR@v0GSUp_MZ%kt1Cc5oT)~|
z)e{(#R;TTX8;CN<m2BZxM)KFlc(7YEPE<WlteZ^h8#I;YQ6Q~R@oOhD)P0F(u0#7U
ziDy|5KT>BqyCSXzNj;?UnNB;F&K)j~`nkg;Y_p>@ezP1_S?0PbYdbbe*nO;>pDWk&
zh5vF?Njd7xE|L;l|8xSU)sbvycrDw(90d8$+FAi&_q%QJ^ej~sCv1A^Q`r#(ZGdLH
z$8jbZfzq9wA9C|F;U7CNg)7>2v}Wlo#pH9Y<8!HvP+&nCqgn57%w_+HY;OM}vgvhy
zWxNR}Z&`irJJj&DUQpm1@NeQ$)8>C0lf$|vSN)f(w6k}o{5nLleaQV8wU7-~7*!mu
z*SZJWn@8}g%rbv3t6rF|QvWIvs7hU8S?(t^VuDIWZH1-V*7^J1EQIOC-`I+fVYV%x
zwZK*&gWSn`F{F@4%}V&wm8j0o<rVw+TfCqv?9JW7bI!ufFbS>wOI`>D_1kCtFwye$
zBDToPj*tX}3;QP1vH&Tw-V^>!&Ce^5)0wrO6n}j16D6X=dwNRdaH~Bzz%L@BM!E<u
z7fy!WuN*w#dL5ui8s*;lSZ7{-U^LU#g*nMiyM0VDafUkYRqXz%GUniMPYnXRkzy`E
zv=Vdqim{9UwyNQJ2TMWSk+9Qq&7<At$_6dvmo_xz<c*y&tMS9bqiJMDQBj?dzNz0e
zO?yXNyLKth{J$OAg1K=6m4|g8jO>|zXo^4ZlF}mt1(_vdrnBFzviB+>&wx$zX;bji
z6j-GpAMgan;y@z2RV~_dNN~8KJHFm@aKw7FCrA26Bd(E**JfhkU7z;itE1rZDa+5S
zipu@N+l59>cMrAlvm9+aHwHn;nJPy;aV{gdn1WY$`L(J!&1(0%gkldavh?7BlThua
zv!4awG#E-SYzf6<jUlv|=*Sj`uSis=cJ1==bI6j=M}#~-iYtV|iz^O)pOhyQudVlb
z8$fndhtB7-^%>9VS~BAEu`KZ*^81b;fy~JnPrxqB824u%9d?RdwNTdw0bZHUiQ&)K
z+P$KO+`XPkmL3CZ#?E?1n@m%0>GakHnU~DZ34Z#Fdrd@Uf@!R|6Lz98J_4v^)vTe)
z)w-(m3ObMs1PA3xLwMQN?b2L15J=qjVuMpYY#dJsQlk;tc2@2@b`bN3yg=ln_1G@V
z3F)^ZB7v#A&&T|hGx9}2HEc6YnO{9&WNJ^)j2=FtZD^B6V#q|XCMmC>JF8RXZ1lL2
z$^uLW@zl>7D-?&GN><y@$8Lm3;QDd_hg+E%--^r-!(QU9AOQEzB6cet%I_<L70_R&
z=)fr!$G!R<hOo??61u|cfT|7wwm?9L=NWpT2O61Z7w?p(-Q_AohPP@j@}Y3vxb-MV
zsBS1eGgRH6p7AnZI%$_+nv?R+S^n((y~bceyf?J~sM}&QG|QhhNe>O}CXhB+=b1P-
z>qN_((~o<dGf6i%<0Kqjv^Lo{>m-=w9JY6yzd`Eei3rp7<r(R}$1a^fBN6#d^TZLy
zqca=Gf(;e|+B<;%TAVFLXI?zE`WPZw@GkoTGA&LlL1PIp5}}QMq@t<H8Q+%S7krCd
zZK2_ASdda&e~Wvq5$m@1j?PMv<}4rJyA2$r5BZ@I&gb>r%YC~y<QBM)Oqqx^-vB9i
z97IX7Mo-RoB;*3Q{G0`gj=nw*Dit0zQ%Fo*?EgOUCKYb!xhI8i(Olf*aWdhfSwo}D
z3jR1ZTB;z@x65OGnJFj8EqEJ{UKJdX|Hyr93Oye0m*=p~zWW0JfiC|88sHa$p1Uso
zBGzogweb}44E?IHa?uJA*nhFHIWgoANIxCL`f+w*-+=BRY^3w})zl;Qz|-9{>5u1*
z&;WkHm|mRo7poJv++c+_h6YdChFFsrmftSH)3{m*Qy`+aj;frfT2GL#ZoARYtP{He
zB82;&giCt-&q~yJmi;4K3{#Dbe`SsQI<Di88*22vEbe(azd0Ixz5utyBByYjs%{Qm
zX&`9uHKsKp?AtacYK1dI3yU@LX(Wo=@C49ob6%Q}Hw!ZU0w-Iitl(-3B6+*DQLP)@
z`8q<4GDm<4HlofG9&gVRwnq&=Q%<<KsDGw}F1@zu&(|?TD*a4}rKDJ0U`&T`d`xdH
z2DxKejCEkRh=^rL*0rczCk)lPkcnF`1bHSul!cJFYo9&NrTRDN<6(0|un)_2%Ter$
zCCAZ}#||p1|ISm<yf%7gLm45`oxU!-cVWHj-D|pd#*!CrpqY!+o5UuGm>S%-y+nEg
z*;rHdO71tZ9As9u1aLioSP}7Kn$wt;?o(42FRD}YNrr%N;u42fc8U9nbV8Yj;zj|7
z7Z6$FiyJ&C$JgQt{c0=M0e`Wst)tQ@f1Uw^42TD##BgM{V`T%k*!k+S;s!`aaYJxu
z-pQ2|7NVgfKrl@pkAYwxGSUml)P){5#f_TYd1M>0b-h}p!WVnHtd`Tl4XaOWjs@{!
zJgbXLKV0(;kK1Jm&jPD3fTBODA#R82F%2|&sxxIaB}=29&W)PB3P)#=;($vQt!Y3+
z$mR7wXa(<;+FiS!%mROTf<m{NS3)_EtNhYPegWAMx+Ns;)Xz`TC=#6r_%FO1_ykq%
z4Eh;Xz83lFD(<zqa*6=I@WcB~)k}gomyV85^C<N6ZKrpgNi{4luEtZ`i?wtTexa!N
zu5i6gNT}}XY?rdC(X5fnkeU}J*QbH`3-5@K{YyXV!lD;(ZxIg{v;2!$`C?WRv;48C
ziDm+#l7R&&%?)*Y*7)*Ie@$TFmKh+)*o=ve8P&b21(GT-`VTuQFf1DgJr+U?z4B>-
z72T;TFfR3G3jgg;&Rqs;d?^<o9J0x|Q2%c*Js!VL!($LLhrN(X-*os+27S2l5~2X`
zugylHeEgDclkgu;b@l&1SMhIa+wU&hFA_JYkdbZUk!h8<sb)zo{35nsxsK(Zqxq*b
zEV9)9^ODy{Gbgs(VDy_lgr?!t7Mzl|9vL5G|4;2&YiYZY%!2T=Bi^@#cYQT4>szIM
zWzxEub&Cy^g;Y*euZt^WE$u&O^Lz4rOas2<lI~{?gG_3KLIVp;p?d5p2-F0KdAvPy
zv{oGh*1+Mg14}YlaH?g_Sja+Eov*r`>v!l|t<6pN#hco%>9A)oXNIO57VwKs=^D+-
z+o(J_RZODcRTcYYXR3b(>%2(No8%mGRF|XKs1Y#Co2%_0)SZE7Xpz5pvd)VE$Wlpe
zH>2lt_aAYD)G2RKpfI3hjsdgVKB?m!uQxrD%NzwWY)j%GMKH96pDg7M=|pVsvwPTn
z!9QyqsM1dr71%MNInp7RObyEPXUg=)g^pU7DgDr8HVaq0F^L}kJbSnllZ&ezWm@qx
zUTj2VaCx-P$i&~);dK%Y)jp>RRvT%{uq|Nt{SgWta$SF~PYx|;ako0=Q?le`(r$B=
z>2X^TK$%o?O$Y^Yp;RZUy5b;r8&RY30o~iG^!&Mj|M*(GK(|;Z)tOPDu-l$^*^%kI
z-$QYmas7$w$P^@ckh?W;HQJp#@UjcGN#WD05jm;Y=w{9F0|EbA(-PnVm*QW0Mb8IB
zxm=2g!A(klN~-Vni!8Y;*)AuhZxw1fEG%t}4&j8GE1Sf^Mz{HUhogf!d8q+jkPbJB
zZEf9CQ_C^Ld$FYJrj2ObtfG3f#KmUNx}d=IAjUyXr|edzH)nB#HM}ezGddtsVui$9
z`?vduDbr?kGt145iu|l-s;@;Pu;!pQf$l<u4X=O?v+C3r=+ldM{H04yX_FI;lEPNO
zfS=wYRWIm>hOaXrK48S7kTXS?Bb}lg$g<4mluf<QQ^VGu9C~p!aiKMl_ALg@H9I>x
zR=13MiNqYe>N9=Pw_oCG<wk3Ie#jiEsuR<4(I(D1Ivw_%hVBb$&!b1N^zFy-Pb%ea
zym!qNP075dXV5eJQ^Cy&5WMw$Uly9Q@iq99;^AiXQKH}G=9tgCa#J%HA5&0q(Cs=!
zkexwO^|<gEea@8{x<hlc={CVP94etapqoK(Obfe_5uEZCj$dxibys$3&z@IhVuGe_
zH%UEc_2=8RyE*Sj$e4T)GgF*!pAdIAVY!%_-XakwsC_UW<SKU~6NxIp#;m?6%J1^F
zL)HQg^V>_@+6rXuW4m^zPX7|G9aUWy;&4NRxWI!|UNqViWmlA3Ymj_ikVO62P~?5^
z=v5wQ^jCQ?{euG|<$Mnki|yW5u3iM}sJLk)RNP7jJF}Bc(ggz8+XGE*F(wTr`n11U
z`Iw-;UlLy3xi!3F;}+ewY$5$@>Zs{tLVcSXgGre<dvkkct3FHREO(5ZnZ8uJKI+BW
z+E@YC`_Z}ubAd%w5bwIPw&2L6vi(d#DQY@q0qcj`sk{`xt@*q!b2r)g)zelDW`LOP
zgENR$t!TqNMS+nnQt*lNB2}JD-@!BGc`0n8N+(wo{T_rM?81?W8F_jctM*2+X<A&J
zg-G3wD6H>WqGB@|HQ;hRSh45ymdks&M-un_UogdC?1}B+y9+y6*N#MESj_s~;2?V>
z*`E;Hjt=hgVIH$(rrRsK+^+Lo$CL<kN_d~0xHhDcep8`aWp=k`4|E>&sLz$1E0)b`
zzw-Y*?$c%b?bEYiCm9zM*5o_Z6g*aTy~?AYaGACymVPzu!k-AbLepA(2Jnt$%hO0v
zpMlB$eApavWa7&X`IFxt@@i9m&2=eERQ00ny-2$eZ-0>;!Z)}pyWCI=`*_{@7}XZ&
zpn1Ju>*}id2CD$gGh3#F*Q>?2Vil=7E0s4DPlap3*!y`<yghr4p5$)ywXl-5>qm~0
z!gH|X^@R1=^IQI0Wy_gvV9-w2A<lcxqQ2DD-|?=F+Gll!L9A&$SsY=@ZE-ru;3vc-
z;~=4jW8Gzg#}D`z@&WR;<1v0IHp@!~Z94pfgUWxu{zOqMl%@Z%4D$EvFA;vvRC!dV
zNIhbC4KnmoV3|b46Uw{C@}HFJ0xz;0O=UvLO~n@p6pTIx8sCb)+}GTDR6`Dx+crP^
zJ9SrWZJ6aX6u8tv{v2y;b2=5K>~ie|)tny&M)~#Wj>0k3EqX({O*7!}F0XK>31Xim
zjv0xa;Q_2+=KL!guL+wmlIo{8)CjeryT!flD8mtfqjsD)6cer^A+P<_38Md#yj+Ly
zT=QbdHVuR)Ll=#NRow~yL5cI5kpIbL2uw-fbL*jOCkpf^C=5XPUMV%dQydbGE|~X`
zEVHciy)95$<MnoT`K&x(9)>4km|9kv<Ga-4l{6^Ar=V*($Pr$t<KPkj$#2Eqhr6b#
zt^k}bO0*;PF`9?oUWjY2m}G15I0z!$Lik)pLPG&OZEQJ9?5Id$LjV9DsEMmSVl@1B
z?eXP40nymI#lA=UjX!idYb<C+J4G}Q#?>v?Y0d>d*kcq^9@>5W@%hQvzcs&D@#7dZ
zljXDWuGNpR)5gG;DDy~xgUOKto66cE6?X=+iT!m8zH^PB$AK;q1h)Z0DNL4%U3{Ng
zm!5g1tLd){njA+_Huemq{|?n94qoOw)v!}d3%Tl;-z5&fTo)S>(VXLfj}opiJBW!R
z)@P<&L<6n=<?zSD6gNM;Ke?^l5D|HGWr&E6K)h=XvDhgc5*>waFc}5>%!+H|8&w*#
z6d6^LwiF&!LeM2YpxcWP9u-ziDaNgM+AbqoZQrg-eeq@H-iAs_b)lV2(N?}~fZlhl
zL@0fBy+gX3Tc&1pL3roq$-kAokW7zf_A8D`c|(p&eE3US<!4jQ!>SR9+Yg;dzY@&l
z&m6!0=eg!k4S8fbdM)O<HHJECAjHrQjaZ`fb})&dl0rIBZJj70c>>Glmvrp=x^A7T
zdEtz?1T<LTt02`HcC>Ap$T6lz~rXnD)eQ{wH8rAOPrpeNs9n)LDq}D`)QR@HYSx
zX9t>zKs6lGL)Y@IciHQGHS7m>6bC>1ZZ{I2Ax4mUt_#Ka7DxJ9H4}8V^F;RXmmCgc
zZqvfC3;jhD-t^kx61{EoYJz}popB^0$_yeX8j;ofE+2ZR!jD+K8?20btZBG$R~yr)
z_&Cb(72j8O0jV~l@k38I^;^GKhMjopioh7d!JfAZ|I@v$=jg9QCxw<mBp>+>GwJc$
zDl2y(`Xvg4fT5NYGj>dCsq7!5=P6tBhQ$k{%LX3A#2~p~MdH0Rg@$}GMHj?^YgcUh
zNM~SOnr1E(9#`he>9}R_PtP-^cgd9ED9iZ)fB)D|o<CNDMc=QT-|VikMA41?ww&od
zLD!vzj9L)IyKx;p1v|X672Y9#^{4-3E?{i9MUN#<f9L}j@pO~U8*TghR~Z%~aKdid
zz|#$qixd$qqqbq-A{@hOb2@xrdmr_s&*dXg(BtU}OmR#ga_sH5A#Nk`Dmc+_d}dp)
zu$DOJp(w(Av=TS?D?HsyyXz*w&4|9XNyQd{w(VcSPUCS(Z0MX-&xh?`Jh;#;(_U@+
z-2CKlwb6R1;`>j26g|W_=B-fV+2R5rio@$0={*a<Gg2#EQpYOp#q}MFs6;Z6&N({$
zYn4n?GsB#|p&S0Dz99^XC}96Y-;msq_RN=m>d(5e_y)*HeTua-!8Zd}YBBpJ*fvWi
zp2u(&qT|4lxcPJrv0^g}N*7i!jEAf+F=H2reAr<OO2OcBsCw$8K6Ql-ryS}evJk}?
zxbkZFm#c8GH2+&R*rX!=59VV&%mB2LFk?@$MW1O>lFEVKrBgifDOJ_}_cwkOJba$#
z({<m5FvtWU1&#sOw(A%V&w;rxRCCYl*`Z{WkJRb9y5r=81S6%3;krV;MOtaKp2;Wu
zV@$y)C3%-B3?lP_Wc@UUD!uLe`mj+cajQ|VZ>XG_`GSQVI0m**ES8Ibk=6Rb-rk|t
zYMPoOl7s0>8ZI*mz)@bwX>?3_`2}KdC9sn8JtF)`if?0+{-kAAvA7eprw|UxsBfOb
z@$nPx9go^P{KOaPa+lCWt7JeHE-D=&A7w%s$biyC%9Z%f4t@r}V$iI|1B;y*@76W^
zh<aE-JN)M~K;227CZTk-aX!r&dp>FRo}?%W-1A@?$A#~L+NIsx;!w&F$ymh|tT4=K
z7ylcoApn{N5@vQ?GkKXt?Uor7%O#hPH&^?b1yKj-!pN7aQgsbhVzy3&;1q6Ui-^<f
znq(t71(*5nmAsE{@brYsez|=oJoG~)6STR^_Enqgm}$)19-9yz7YV6~b_B`un6@}P
zNc0{&{q;DIA&CjgS3l*Pzt$db-(GM~V=OO+imkur%)?1yAQtGzRfRGNda&4?vfhkk
zDmS7qy3cJ_@^0^AV*{gXcTYZg;|B*D^>pb%Cs8)5B9kUnCTxdzbcZkx$N4&aM9lr7
z>QE+7st2ZsVvOzBl=riShDz)1@|M5m_$E$8@l)3Niis_`B)oSd<<`*3aW>ejoOO#s
zAwtK5LZx5Ch7q)r8z|m-rT4O@H&3^^H+w^TxLDinBDp^0s{<FN%Cs`osujDjx9_C}
zJ5R6kGq@N*gVk9Rl;^Fdpmq^Pon2t5I7h3|`YgpzLHF4odW3S@?dCpHPvI`LBCg#M
z-%bFh7<`=BH8;`V0`Dk3BgK_k%a9u;{Gpm0RXL4HDot?@cex|l3<*bI2NmUU`k418
zKc?cZ@;+=8{I!S4eAYz--0*J<<&&xdDOw(4M$tSKGfmT!I-*+lDqJFW?Xf3ZL=$Rc
zR-x8u&)*qirnzN?WR7+eyV*v-)|zD;PE@XYLFlU3QH*6YE{h6>ur=wNlm~Nv9*i?=
z?i5aO6!4X7+wnQS>1R-Rqmu#btrKM2LkvPk`PUlV7YI4URhhh%Gi7i?Ot0}{eMMT)
z2T?1>Im#Ik=17Q<P7-N=rFqU+VnO9ya8<7Uap)3TXBe<1S~4Vwnp&i%)Yu}IgF~b-
z^5hROY6h<=Kam>sm)4q`?jU*a7*%APE__m@wE};tC5~zqIiP?M?Cr?%Ez6W%TAJ5#
z>-1JW?ylpuhC43IV4Ll|Lzt`t-PQ(jP<hi0?WnF)2j$o0LW(qNX|6!}KJe81bjsio
z#lp-|;~*?F;EueSRge5YWoX(1W9eeKH8)Cy7`+*zA<J>nRon_5hY1Tq5&mkWPvjkU
z(&Vd7Ek9MQEz88tdaT)tG!x-BDVM_xW47TL_md26M%fMjD=l^2%5cxepyID~Y60xQ
zQg|>3q_XS7uKw|9->z|Xg#8pyB`0<SQTIcP)>oJv{;dc!-r*hdIHZ;4vs9@a$#0-M
z5j0wLwiH&4xdkbwo(<o@SZZADJ^~W|RseB>0zCkn-C&tNC9drFT#`~kP|s>ATD2CD
zDjV1&5o+f!gMIT>-(Y=8xJ^USnj#g_zO;l+hQCl6ve+*BH$_AmJlQ{Ae&wp*ZM#fx
zZjb=Oq>eqSD(lk5)k;dZVK)GEIeQPhaC)sgMzoan&JQ@7qwv0O7w#1d{C531sMeh&
z1I>A$uWE6F?K%=iQ8-bv7c_%RI{?=nA|PNNu4I=m|F}Kgwb1LJjp5-Wa5)CD^+$uX
zWTATz98(|G8o@>$?(W!Qh+MN<e=fj2*3sYOyNv%EfP+(_f|rQO%EJtYn3nn>Rt?V`
z<t7kkTVoJ(oEm(R;y!FV4Hk!Xc*B<&ecp2w$~Ao1U^6DxQ3_k*_%pOS#b-PTt`ZPz
zb<8ulHu$9j1^Wa_Gc?qh?pB#zTG@R>K_k`tP2|gN$7$qL03s}vpDO)?L1*$XtHo?A
z+npesos|;!`}C(BdXs@N`EM@6z=j-ub`6y3>#bC8o1S}zeD0Kys>N8pG5M0UG(4$=
zgaWKL!j^HzP-NzOgvI3pLQ}CL(T<lyWUXKd3AJ|Ruq#~u$oE;Ab}aZa7nsU2D=%}e
z;&j=}f!Y4=WAvT%l4F2%1!v<wO|inJ>7}I{5`qPSof%51Id8OwFx4vmjFmqE&s4C_
z)jmFQ(7xR>=$KuWO+POS?C|Qhbuy(HxCvStvm^9svYW6>z-3sxcaL+C&C)85<tb~y
zbOBSy!5wPN-e1o96j#^LgP6rRfu}O86L0qXFMSE0^{zfvn2$p{3Q-a>;|X=~M^Lo(
zrDSIY1M1ZTDahSpJUB>w!3bj<_o-Ez)Kp`6ijiTiYLL))ReJnSWLc)utYI_Z30lW?
z<>g&}M`Ckh4VYbHLYK2e2DGpf{kOKZ>=7oF#~i7DZGU)v%IP7f|D@|uP;s^{ZBsXX
zez3sv_h*tSDXJIX<QRB-`ypBy^d7*VMfv4#m_tlm{jy<6*!rd4o%fO<h(IvW6}Tap
z<tM_T@sA!#vjyzEcGhx1M;MAAySNO0x977AI=ye)JMip8Au4~X)(*7c?t7}GIbRI_
zrJBAS<{zY#gtkXvF+?zK;wukjfA{bLL*&m6!=CX+4a*PxGumm?Qr2!4wLQHg<&J2>
z2&J<!H(V{$B2!oKHL}3}BkUc6BzdB~(XnmY-m&f3v8^3@$F{j++qP}nwr$Vt|8wt+
zH=a-Lhpvv!sLJf9&aBRJ&JSi~r8%QQGrXe1kE&6T9#A15Xg(6w!%*6{V<3>sk<f;5
z7PmP=eoBqCj<0S$^PTfM0PzU%kB7JD*oR|W9r@Vv=)kqp8@E4LaK(C7doOy{a|ik%
zyuiY2B;#4z%$9<M-7xC}Te}+6pT%xpKL({Z1xD_-P%z_tFT+y(ug@4I;>5yACjoc3
zK`)-a1bOG8T!iD0uKaG8&=x%`{D7WnyC~lb`7Qp6<SuebU`evKdV#QD8Akgbz7;7J
zUm|~Iq+_CWXmoe6d#^$Dv+4$GV<6*#y)vg7hTK7hlITH*Vp47oy`2msyZS)rh-#j`
z<QKSH3_@V;{S6IcM?$9V(lX2={e7XU-EmWk6bhW)W6acx&-Uq4tM4Rn8#z1|Iz8lG
zvA}8N+I(p=O?zXB&LgQpEE(k6+9ih{T&s*!eQX<Ji1)CRE@P-p`%U&t@@q8hA1q`V
zcwH%zGFS!(L|>p6E>ak9T<$H}66oEN5lB2(o5^Cmx!Hw`lQ-8p*|(qX&L<MkGSu{s
z59~luzfMWh!%Q{xGuk(sauZBVqLAX{GIG5P6%wPReflXwaZmLpwox+>>hZ!IQWygm
zRM>tG-VV*6czcup0@oN-YYrA8kU;LXo6~Qbd8DPBF7zz~?*qlJ5hUm~I35OhT)mIi
z$JfiimC_tm{;b7~5g7lVA=^%Q%qfqIq<*f795y~-%4lCUxz&>ia>w+MssV^<ZUMfb
zu*O6=C9@I-P3A2L9El=#^HHI%``L;D>H9r$H&wLjw~3oh5BY<7Yu}Z6`xOA}ju=gb
zFep}fB4;m&Z|V0}uFrF5s3vMp(l_K~R=+^)JxJ?*qp|9@HoU!p?L)2(C%PIg)iJKH
zQH9<bN~>v~E*H~D@1{ISGt<}}`mO=D%WtJ3Yi!ks1LRL*J=y;HRTM+Q5lHK|a8NQj
z*KDwGzd7QRXc{1*Cev)Kk0RfadFn4j-=|GKx<+bbLedTB?=P(Ux{yDb!PD7&J;&05
z$+Ekb*Rr*4<$Ug=0bQ^54qh>TWeOON)VI&>-ekU=SZE!!dOiz4!BlP%xhYd}x?)EN
z`9bJ=XMQrywFG7B8cx)+&(($Fj_?nPj*c>Hua?V`4wXXC<~J&SVQkLKONQdJBl2u2
z)}fP%2KSv8#k-(nSBv#&aU<;s4$6ZdTQ<|uj$XNP8@KToUu$U^K0q19pa#`a1Xhb~
z5_e+4Bjp&ulPf9b;w|?q-JFj=3c^r`9l>4&_k5EmkZ{hfYCX#i0wX57M_>{VIYJmK
zWzqDFxXH1udF9t_XdG~*|2)o|iw$HO0n`)8(?8Z8d$aA&XS!e2Is16^C#g{?rMTQC
zR<Dy>nZHAnm+uiA{-{aTY-;w~Z7i)X>w%1qf1Kp3W9F=H?`eMR9x{mrMm_!dToV1t
zBs4<(1AMUfgwSb2;1-Eyg}6qejZmM}k{()Bi@vZFheE|q$gx5AOG+AmU;xsJjJV0)
zzy8=!NSE-QA0!^jTEuV-D{03fmr@oZ+|SZ?61F;XBb@%2ooD>wL6;M1jIF2oC5==S
zv>RWg*q>nRO`?I6gs2Gtp{77Y<_!>8GCS~^hgDbPKTC?ayF=g~oO;wbsQBna+vudT
zfmRE&WoPGRM`=Oqw_W|kA9LprC2v%Y5Yvnp%S4LsjDL`TbE`sgVdgb?$Az+G+`aC=
zr<evN_E?#9F*fYT&%Kh6UuRMd`A=MLji>7|9YFN-O_TrFY%|EF=g8ewq^6tu2UcZL
zG2bWN{#@$X1{d;(Ck@B<c(H;<ge&*H5i!<<Q?R}M=)HCUF+fayU%<ZM8HC3j576~z
zJeXi8Bl(rDq{;)waC|5z_fTj3XO1i({pwjl`C2C~$)N?7&8T=d3zkIFp1P8jt!GcO
zk_YqC+XA%A-x=Z~`=o7mFKv8X#K{W=EtWR=$jt$L{QK?|#Q&T!EaZ2MSZg*{oR<a3
z7HY65r&m-g#nY%Sh8BC;l?%neS|@5TgG+hVyxm6#BH_>Nzs%ruBW=>bKZW4JzlXgj
z6il2<wDhR6l0|P;#1%;%fTrskfaz65*$Za=97H^&Ip07yD{cQgt1ofCFJKqN?Z!oY
zJ*VvKEa&-uB-1;B7+xc?yIb+4ep;_6`!O5VU-7JQ5F@)8KHNo8*LMw2&C8QY_w7YY
zpE08L<$OLAI=<bNZuP%mk<Iu{k-xhpmsuqj+Fr2y+(Y*-OmZd|G0f$Z%25(mW=?kw
zAP;%mj_|7-OJEY7<3ARkvZ|mw={N2;N_82nh3-R3X9fAeHI@!Ln`h@IHj|j-JeI~z
z!KG#DFk@zHU^;r;Jw#20&kb_kc#l9^M96vHIX-PC4om7m-quAsO_Fu|BW62Jr6(C#
zEgcE9k2&PwlCXw9po<K)hqRn`622U!f3iHOL}^-qU)EU>8m>-t7VZc;MLPznD>o(o
zYdiv>Kv%g0<UWz-&k69Q5xEUc=zJI<MleFCzmZ<{MOnK@Y4qqe<zq3RLzrz<Vkg>+
zP`F$bz7pzW?2A>GytgArN<W2WiOC@M7KzqDYww4onYLcdq9_7WFwBiPM`F2RX@^|0
zI-Nz3Qmv2n;alDED6+II<0-edYW#((P-dwbL{v#2hA2g(dr!s-B~TEMR2~ekL|10Y
z1b-Y!9pTPb3l47_k?I&JEkBA8eKWL1UrD-sTDiyz`lKp7qwpB~X0+#AKL!8%O%`zJ
zsfsU|{GzHuk>tzC^?9-v?)rB3TIwBEKJRLYe%n<B{=Pea_qp16>#W;@Vai1kxjYH*
z8>^dFW!AsB9m!e*It~)hC1~bm-HDx{%I-2opq{r!!|mFB_H%hcoBXT<;};f}YswZA
zS4C5Y56hEQ_h2bhe;r6$$%(NmgFyeb&r9N+8C$`>q`V(43+d|2u`?FLb=RkHw@UgU
zWVkW+*_bLj*;t<u-@eG)ak<yCD*)<n{iUxP#OHqdX)2f|lH}Gv)Q<?9wPA-bx!V(#
z72uAVFO}u{VSPd~@d4`0lnXPj=W+GW*oj?0-UNykS>?|@eFe{MXIEQj@G;ewj<~#e
z+-rjXae&-1+t!EL<WtnGmqpXFB~5|!U082J(5DNwA@K;he@-{^cGXOCT){TduNQ_8
zd6v-wEmc~pBESxAoH$!jyhj9bFx-N8__Zp6>OhODY^O6D-mMw4nb5$a(rk&|(H}la
z<C`B~7o(~Ty7*4`=!;d}Z8{Zbwy%kDn=>_0-W68S6j6&8GzL$D^OO2S1&3UX(P-Q4
z@wDiJ2CaTc9;ItLB(0-jd$f{dzoysEG<$p%O#qi_+8vx!R+VU!orIF`r~5s8axcCs
zNQNzMFO_U>7U{<b1tYo5;G`5cF6}5GXx%&CMF=3*%U;^r`Kfa~xPkc~ngG_LjoLmd
z6QKUw{~0yq?2cqlUE=4eAiE^3Gp?f%&7{40@+THNg<N+1N^1=PHlfKafaHsMIAA|K
zR)J-jK<B?g8NMKe@g3Mvw~O2F`=(F~6IL#a&te0uF}2T#dz<X#s~1=Ezq%N3(L{Qe
zH$IAI>o-@kiS5>u^p{uveahH&WxJSG=qa_nn!47Tvb_K<_^=vV{<HzNZ`N)IH2o@}
znv?)DZM3Oyp)wszM$xkii^;_hx&Wkm;vpS4L<eTN%3t<N9qvQ9YxycX4r)dJVii2x
z!!w+d22sKwcDHUmb<2K1ug5FQYz`a~D(<wdSqnZT4Jf`YtQc?)aE;+Es&tFr)aP+a
ziFfk^|J;`ZgIem99kT_le8Zi9IN|}#dUm~rAv8k~$PFKujI-4c=%IFhz$RM9Fr-a=
zxf@U|r3Q``pDB#7;V<I~{ZX_3<vIC>TjkZMl=s}JRP^BlS}yc&^;zvUP>Dnuf(bwV
zcq}*mxV$TO;$PX&r(u1*aVM&~GX;-Dz)N_+A6#lEv1S}T)_8D`3hlamP4?1wF#p`s
zRAaPd{*wAQGFY8io)TWRRyzTWnKF<OGHNL{=BAl}@#etzJQKSay({WLX7R*i?;+yW
zUG=pyU~_G_WZCfk<dM3Z>)Zj?Boo)1*o(4-d<<X}q$e}nI@&Z9sbf6e6sx7}XaR!R
zbez8&5urue@d}1&>FVlIqxQjpQALI@tAmG|`wG?MUlg>=nT659rEu1`LlwK65me+0
z*Vf23Gm{~MyMxY#IuNDBSCJAiI=65F{Jdg_Q^PE7c<&f5{c+0G%nERvCBxwa_C5p=
zHT}W_4yl*L2nm%0c4e_<L9?8zLxxQ&xwq`vwRFf*)0Xk^_Tm-7_N$)8iEttdplX(s
z(7LYJeur1>KBxbPm+-uKjzO4Y(u1L^qhoo(B9Aqna(lAnNS*2x(?c|UFc`=5n7+L*
z0{fhXem(9=^P>~(Ez+0hoxZIQwY;uMbM_u4Z^x;6kRj`DiV^VQw04hvXec;9%+Yc_
zx0sQPMyga)g?H+ZKMgwsfdJcurQ?Lu`FcI=O}f=`g=Q>LlgT#xa_hZ=i!q~$FsrRv
zOR^ameSSa=w3Q1_2Kwu|0g1MSaewn_n#^~$E%dSgk9=zr<tda%ccKf<@x9XLcK#F~
z#dJQ!i&vqad-1!%{WeeQnIcee%5#ceNFV}JWNEGSes7l?VRp{T-_om$<+%oQr$a&F
z2aC_+P1>FC7TR#CT77$0_Vzf*2(ur@aL_PHNT8O)P)}o();;Lt#iR8D4)oJvSIolO
zuJf6*TvQx=5NG2_{J`FGqXUrof0d^8cNi%5^{-c8l<^v2eVsA#`|J&xfwCh+CX5JB
z?2PigLKL5)_2g%B)CHTPow55w_H8DSX&kZmJ1}=5EXE!5m$WA;a=_BkE!K`>S34dy
zx%<f|gx3Bi4!s|dto7C^NE>TW?E|WaNRGs3<)|euRIEQz^m500^XDKdZ`lc6SZKPi
zyoC7#WYD<hO`tSWOGB(mbS-J+yOE>t3M~S_-8=#2@{4-$(^pEI@$L?(L1Aaz05Juv
zXEb0Bv%{Y%YrfpSgiV1TZ#G2V>kf2nzmm=1H`xXyyJfNZ2hhO6QYBOGT#R;pw;YNW
zfc$vd-D>BUK-lJTJK5cGZ*7qQ$TNCEhd>Kd9FRcXKt*!9afs}2`YrL8-=FpKtgUdm
zmB7d<`wD*A`~P@5U2f_7$oDnN-BGMg^zrPG9U0`n>|9rU(GB+TK;GbWI^Is#x%TjS
zy2jQx++HJe8q*_(k@54{`EYY}KAxM&*4)+kxVX5*XC5TK$X{S$o~OR-qpq$F50%un
z-<Eox=VkS4YA^k^*=;Gx!!dk)w%q&>x^V#APWjIG<nO^}AeLK7apb&&6AyF`9Y1%b
zk?NQ}iY5Fh<qXe>F!t;OC;%k<t2R901H3cgVW33#F+XQ`8(=4S|ApsSfQRP@haO6R
z>fYwQ(#gzp!jT{(a(mWh=u4r8<<$^><P-0Z3j<R9k>_QNyhN<VRQA<_JMW~utJO9m
z`TLnJf1Er7k=;CbvTzrd6Trvn7ay4-Z%=8Hz9+X%%dr$b1~&Jv<bk<?Qf^&ty(iQQ
zn<&EOU#k9$ZNas~=0f_U+ou&jqlISt6SOpL$FG{a{IF$%Hsrh^d!i5eoJRTzMt&g+
z5wMFP|L`agyiwmN%7=Je&7u<ehkS2xOh$X6pCzddd%V%1i$eJE3j;!u@T>5Q4XY7<
zx%G`uMVL#o?kqha*rUyZO3n3Ow~=&GfZ;l9)<}=SJ;s{$dJh~SKo|7y$JXnOeozyi
z?%b^#S41F&Q4oIpH+=8Pgr@++S2|3mIpbImtVq9)W4=p%vGTYJ>W^M*pi_gEp@Eqo
z=a-qf^1BqzNIrZRH&8JQU+v=9OxtCn#=1o0!|#D3`k_xOHgQRyw(_UjQ9VqvyF6s@
znIcsOX2>UsIXq3r=6K*_F72^aPse738%5cOi2)bfIc}*>gvdj+3JSUn1I1YXXpc{W
z46@~Q?o|qG3uNnrs4-sXcw|jVA?Dt{C}aoMSzuh!p;qU7wY|Jyw|c%B(UG@$Qj!1M
z%@fg*xv?hAOie>Q+1Ym&bG++th$z!7*^>UJ&N&)(<9;tmFP8K_b<X4)XtjXLCmFs5
zj3@^!$d7#>*+e?&Jr<Mi(6p~|SqDr*0xE7M<#205Zy*{(>=lC3f@8sl(nZl|ki}n6
zBVx`Z$ghWa;Ed&DlbzcJ#|5Dv=_D(Pv_KZ`<%`(-i0^^ODltB=<K&8p;LfP++%!<w
z$yT>2SD?Hm+<LjrAbhfGq^jeb-FpQo{&1AiT2M+rM><?|8T{(1Kn?FtsxmVQ6PsRj
zx7=&TFrL0e^-OCIB$e>e+&`=&(RY-giW*vRj7(6$V`V(4;|3CjP9tU`HX{D#WOR}J
z2&le4`!7_|*EOjwS#oCVmvS$B?=3GM8}HvT?Bjh2Q?yD|Wh(^Pm0YijeW;M~5zyfL
zL=$U5x}>&7>L{^Rwi)D&Nr%}X{&2+U(*0ypXS-IpIzEq6Ke|<b3`VYDeX4REAqeQ9
ztb$1xjKEM2!pK4R3L#uUyn-Jd6`hz{aVpWC0%9~QEnBWcp&xQ9q*?yC_ORIoO}~x^
zM+OBB<{H{u*Img<DPebO78;GOYIT<bM38~uHLbZ08I+WQP!l3~>QQ0JgOq!3x80MR
zx4uWOrP!eG>r02Kl~H4Bm#`QNU21g%=;ilmzKUACj<}FtfR%;_RUgJ~JmW&{4Zz>}
zYqduhph$6<KW`BDHuVVsj^A!>7Lo<bkM%TLc1d#@>%VO#aJ%NLVqBHlu02^dBB|}P
zyt&I%Xc^s@=V-oFDatRq$}))w%eeSLs~JVq!B-e}#N>``;@fV%yb-!RCsgA8IrEX*
z$Su-5GLLoK`v?(eQKS$1Abo_lOqhK=`zW0<a{5c+x$J&p6OAQEEcIRzTO!gzZ@WPZ
zxnr3qpM*$k&r`*G3p*<gj6`tV3*Rr7w0AS~rRRPwCYR%tI~AB}AY){9S5_tLfyn93
z&#}Pj?|nI535_t$yl+sS>eRxw0gf7f*ZZ%$?h?LW(%V#I!Ckywd@5sM6K!BTaRP#%
z^m3r<@+phHRN!Y?VE6#H<X7|iwg}z^2zYGO$;@^|-T99{Doh=G18~Q(Gt63?ubAb<
z`T0DoXSKqA<BkC&VX1zBRr%Yt0T>6oRR23$<vG?HOWrH+g%^{{?2v)A!JGb={II7!
z_X_t_7!kPYkUt>;|K&gYX=Qvr;D@O$Ea)BIB?1jrCp7E>;2kv#(bWKBq>WC`xmP%}
zuKTd$)|sreZP()nubrC&WymNHKa)X@=Xn}0K4+sig`GCyxJSv6rTKc5=eXUJU2%O2
zV3h^-sBfD`X`LeDDNIc-=wC;P(K^8m^$b|`8;j!I*X?fyX(}KPr21<$8>90XZxWpf
zlcuDq>sOh%)Y;p~&RpJW%oxR-G8^?OaauRcErQR9A~17~GAUk{L#y5L^PCfb3cKs~
z9Mi4|K{#nIlr52INyR{Et<#c|X3NnbbG3|eYu&;YrMuJCNQD`~_Psf}S9fa>VNAX(
z^FnpFdT5k%KV>O%AFUIk+2Ijv2W$Jjdc0qTFwu6lzcXFO<@>mcMH|(WeB1n%&J}~1
zrU;m`_E&~<5`dohGVOc3$c63SvjoZpUh(rzRZ`G&;>~++<25Vol@<3mop_q;Y<n}R
zHg$1;U~8zT@)v%X6#~B@f+uxV=o1P~Wst<E|D%Gh(wbmUlF>PM$5R?-V8=jwoIB;B
z2Z8|tx5po}wE-Z4RN$*<1Vg0_H1S7|=9;;9(w4>vO<gW8E9BkX)!v2n2c}$kd?Zi{
zg)2C}N<;$fI>o_i&H_r_&(10^@?F_B9w;l<<<3L0YIwD?OpL&N5n84m?S9~xwF)Y)
zcE7U~4|Ck7rMKVK;$iAw6&)hcC~8xw3H%Yz`#*Elopg}CM@@{>fl|4u7Sjv&Km&qz
z=S^MRq!Bivz*%*Mx4rngVXk2u(%$Uwv$KC56xz<Htb6Z%!ZDqRL1TVmIgHksjYkJ;
z&V7?)zm(yznQjgmS<u<_r_^N{cwE*Pj08(zhVZKSRG2P=NgY<d+F0aU#bu{1jUKAl
z0Qbz8%?u99fK41~7+|7G&wl5Xx-o3G&8`Qi1xI(rsTWkin=WmNXYa!rSJwYQL($q2
zLsddPHdxL=pa5@r<XY{qW@A7^Hn;gT)<SO#RbgtyKo7BJ**#z)Gvd{BOuf34(#Lcv
zUh;S_)EN0rkcjQ4;&)+ymaD9k8YbusqvAut{<>qeC@N?3YXS<Ya50D=WDq>?-|vgy
zCge7_tLD#3@PD9xz1+9=UzlrP*^70WCQqvPtAe%*0Cfm4rt|OCgqMG(eHqj?d_?8}
zW3aAQmzgci-$5re9CR$MEtbhgDaib?KY$7)Qio}|XhY=X$L0%|1u+%2*UmdZ(}AS0
z`4XJE^Ix<ybn)qX*BQQsvv7b_JbB7ui&c`%H^x~y5}Af($Ks7=zqeA2PYrMV;zPJs
ziP~Bn%G>g~n9mOCHR_u&Y-grb%*`@QhZ+bX?0VHg{pL&12biAEA-0dhDtEDWW)s^^
zg%os5fNr?;6+m73hE%kyLK(V;M<NNunFcv|#mr>p)SBdtX*_IqVQRYeqT}WdVpgWI
zBrZ|R{wm+)7^GmTr2uUGANf6fjwhmi+9Yaq4DoGFNo7z^5a48mQS7#`zw@eMR4fpg
zY0WI7IynB(e?JG0?@-e{=v{0b41=DY*&Q7qXk8Z=)*LeF?~`MCkq7Kp`{#W|ldu=Y
zqtF{HD8yR1jVoZgvCpH>3;bG#lb4j-5`~SAq*u<1?7Kw6%v&QA@hlQ;=|W1BEUmA9
zsM?pY9<HIYlX;tg^s4S2+pVI7PMU{?i6DmBL8Nw8+AO)q%vI~^MB7Wz3>^+fLb)Wn
z`r^1<f&bArAfttWxgMUxd?vp;TTI7ZAw}@tlTy8~Mn<QNVL+eILTtC5vPv;y)%6Vx
zxB5ye1TM;VP%YM88yP$0*J|}e`5LF@g&7&^lp@fI9<j29CLdpZ3d@GQHZsY{j~NYp
zW;8Oe%@rqQ;;Y$f>`@v8m*8+&<B}Wdl%uF{N;v;g(}_xXjfDw#!X(9O$y<X{C6(wx
zDu*Zz2-y$#BZ9^)@dr5~m1J6S2{&529H&4E9%Y<RX{D62u!5*e;kc{y$v3xk73eDB
zb;RK(uj0<FS~^w{xjv;l8#_1aP4Bbgg#YZo<z|j4M1l8rB!MxMpYPm~nU|F~CT)4N
zy*szt-tN#I@+Y1!?*Xa4gxKJalyE|kqIY$&g$l{KDy|gB2>2%*5O_z$TXvcv%(16T
zDGA?*o4Fx#4f-ZTc}he%&vAj3iAq1Od{TXdLD)0(MV0FC)cQdlBn!cA`3yWkRLe5!
zjBT_XVUFn^V+yrpnuB|%)4n{&Py(gl!6LRF8jGp%SRDE~$^NP)kZ^Yi>h8$9DK^6X
z+7J=MFrofpbJW>D_iXcYUnmdzqY0g?1q?PxiGjhFo+<i#`h&l&T>TL;!VV-c&1qbY
zBRJO@2bB0$gPxQZ_a^3>mQHIp_*2KNx+&^=+aON{-7Uw$s~Lm1v(XItrWoPHc*m+!
z>4)>Cm>G6eQW?6s25<Fl)hPE4A6_jpuKyi&1fI<FCyyfo=`loKH|3$TEs+A;3DqZk
zc7}+8wxE8-@n~N{Vn;xsw3b(Jx{A1a*%*HVtEbx0??qq@nfzunEt;0J=aSC4Gi10i
zWO*Rix2W^juKyCnn=scz7_oWZD*mCgeXnqrZs0u-H)ncZlAs$F-X>9R%QKs*a3W~v
zMGDuL+Lz1LazIy^XC_66CNp%&ju?`%z?#QmQ77@=uZ>ThdoyPW>q^vNu3pKQk5cz<
z{Y-Wds<~7gOPnURBiq+Xo;z3m+gR0G@mY~Rptq*pegpkR76X1O7|tm4i4{+Vq#u9{
zQr;}*cm1-&iwUL)HhWX<ZtLSm;jD|+{1nu0l$fm`clydJ!ItL~w*hRujo@d+F_Ne6
zK4b0q8gJM<vgaH6<BRg`8_*PV2~*-UH7e^!U|m+UCp^dT<JzRArQ2u9Ng&_(ZGZ)i
z)}bXV)wB7yNvy0ZsE8gNX`TLxZUt=v?d-!fZ5%*vXCtHG{#5@8ZV6p9%_lS;KX8m<
zinNF$RnwI?yUY$Fi7gab{P!83<hPDJd7ehI%gMcUqR2u<WU=GPH5aG%wk1Jxe?m`1
z-p<#)H@|JOfKhqk_cN~lNt8qM<?V(uf~Lqx9Hq8+X(d~X&R9qis5V$#pGi=vt2B^^
z6qA$~a0r_^@_4B}sm^F}Ic5_<(I>yiha!bi<SidyV-5z1+FVfD^SY?3l@R0X$mDM+
zsk03ihrIo8Sld(7r8IA1gTDlkV|kmc+u5ZME{;l8K%w)vy>-fWyhH%62W7c1U7hy8
zfdace$JU|I+QLr0dPI%*4_>3PlyI={EKY3oLi@qD=Z}LhJGGj;iD@-n{cT6-;dl2T
zJ|~Eg&x6m{A^GdB1#x6a^0!?$RTQnt1A%pL@rgUeP+)w$A4gwpC{55dYby8y$MC(7
z&+ABumSC7>^9U%SI6QhFK42v#{s5iU)_Wl(6oVon@CFq@t`#y(%S}-;Egbd+f+A|}
zr{lSuA~(*vP+O>kzbR<zI1ZzizacgY<GVqD>NnjBS@EwT^%AY{KirBtTaKGyW|Tw}
zd$}~x-|PbHGS7vu<=4`}^FR&N`NE#Qom3-JyzpVi;t(m4e{Z9b5s)NW>++T=p`sMD
zN*KV7R~Mx2+PqSKjeA-l1nJ^)#YI=+Ckm}k7HPR#0rmri4ceF*JYiQSn-n`X_gfSK
zF$MPE0lrBfee!J2y`6yzy@-yzfIK&1f3-^<WCo!}oS`_=Z^H>7q~@oXjcuW>yHMid
zyZgeq^I0~GQWETgee4vhURJrhFXMP}H!l3y{Dsa+MLjGR6&M*6bo`^CM5`PToxfj5
zx|9AS!*8ZZ|G?!>Rt1aTz8zj`mNo>AV<t9|=^+)O^6h*AdeJVgFZI$O?ZfNUQ6MGb
z_8(;Z<U$wvcyB$vH`VzNzWU6I*9mC!c4ck@VPY6T&XY9WV<_=Dm3-kPWQz~nk=TEC
z;=jxyIUIwN{#ar?Zo4@<ab`lSNU|Xmv(#WdLXr+vlW6!)Mx4k8o{r7&-L?!t*&yH9
zc`*At)!Z?-tvYqKb}J&PLYyt6-5cLk-4XE)-vm$L-GST@-VS*E8cKQFG2r$Y0Jl(Q
z58>JzBpS|x$^UnNW5iKA-7(2-v5NZo!fG~F8`&U>#V%NO-H^^Sni8(+3*vouf<vWL
zHL)R~)@RSWaaBsglGSI<bTi9(slr{f^BgR|%Rfz&5Ntdf_@&00*2VI}o**JGzO2|w
zl{(cLrL<*U@k523(Dw9~nS^#)5<+7?>W@wxXTkpg?Q<xBtl61kX@o)~)BFzWC>Mx*
zE?u7YXrSiL$!HqG<Y$>Gx;al`-t}Z3?Of-l{us@%HJgctBnz-(kI_V*>$%l;4DZ%K
zo;GMI%O?1zog8c7eXP%~D=8L1z&!i$eJ{bUvQ3B}FO#LF0}tz{`$Lp7Suvw`ObD?O
zsyAjeR0Kctw^cJC_-5LP{M4jxq~|2zBiUV6W{*hTzIx;@;(Nt-{1N8om;eJKD`|mm
zobscUjqC%K=`kTJkh&zqzYZ(3Zxd7r@jE)om2ux0%J(ZXfeR_93-pf?kBX_G>aT3&
z%VUudvp?37|22vg`1JkPD1XT_v)vMpv~0E&%fP=VqjUTY`4-guaVa}FBt>=~@7kRz
zkKrg*`+H=7q>pUvDNDL-!Pc8Q$mXQyIKlH^Z6g(sf0MkW_vOd(ED@ER3Ls7`Cn4AG
z;XK^J{LTmT|D0qNYkpn=>3l<yia^29w@6q$b4=w!#9IZ^2J+68vM7d9lX`VNV+_N5
z`!^;+<f^RL%vvz{R(B>T;zMIw9c})|u*2Kyc~6P^0Uq0VLwU!3@!+9u%%Oyh5P)Rg
zHBR`I21xLb&=O|A)gBrrI1Js_m9hx?1J!vTX5&0?e+_53wY#a$`jWF`CdLfw(5>Nj
zXLX3wM=Kgvp5Q&=%iT{e@O)eW@;Mb23<z-)uU%$6d)SpNPVXDMG;Hdb-_H;%9S8dD
z+}y8S0L!lvg7*+qa=vGDC}7*b)w(lOp64lc_0^9Je9<$ruA{FICEbJ1$}MgIX!#%Q
zP{J6-jZk`2vb_;`j8p(LJ@?N;z?{?9dO<uJp)|Kj|KG#O+$h74z&>6PRxsRKnWkaz
zP<6Y;s?8skYtt65`RlG{X*Na>l$y@J^f1&1_oMD0zO{r+>MS?lg<<i3n<!pA5yBG|
zjsv|dYlihXbP@Z3h?(LBpj|ux9!iUm(zv09-d%kweb&5B7%V}nQzJ-^E5N67Z}3#}
zcSh^*`K^$jXWUr+10wcBUk*5*X1`L6et%jpw%5x0LW^$^B8Jr&>od&9>FysKIQ4F@
zU8u~?S4X`5LU>z?xMv8wb^`-{Z>UB*3UxFX-&wK^{#7~p<rI}7wlg6%a%~u$Qn!2i
z)1SF#6~h<gyW!*yV+Up;{j!occ8w@h2}3;pk2x}85j22Kp_YGkZ+B{-Zvto9KWGJ)
z<~Xiaq(AU3EJK~gtiQLHF*pbjxS^QzkB^vtY+s^;NWY=7_a2+k!GzkuJ<=2c9o@Lv
z6oZB!RTbS3BQ#O^hdH|@fXI8Drt4j{56pS3E8Ynus+tDP7XL;q7AZzpDmzB}69hYD
zThG#)tNjedBek3^<G(e8!;`cEl`+|}tkSQ?hajqp4df+Yn~#(lqWi-@{_d73B8wZ5
zt^}@~+S&?p>~YYEZ?1Lbf`xl}I=~a&G}-VqpKF1YUz|($yH5&S@pCN!Or9rscZ`{6
z87`D8W&sfCm93${_9;tJiC6A1dkD+v7lMH2cPgEEPQlWub>2yv2$p+XB(_`4*%7&C
zOksQ-C-oe(gTY8dz&4c=rL=4NbPjck4zk{RrnwWbn|`U(_Od!Qj%-7w#SFispt-W9
zP9I0ykRr6k{-lXbmF-5KI8RZjYEhqx1^ZSO63kWodg^wmbNnsa7V_&>>KP3sb*~|6
zYtTbJ?{!sIs9Nl{PN6@$_r+2<$2;83wT^p1dQ<OI$_k^gl7H5QiQO)+u5yo;C#nhJ
zrvpD^!;n);4gH?!gM7-4DJ<#mRJ@VSP_giW|Lbe0`RF^}5`s<OUnaaO0y0MQ0YaxJ
z@h_eXYdXQn;t!b5cw1Udod#0#wcl>(xFI&*TWYoj&GdOzEHIeFlj%^|RY3vlFmNSj
z*{s2p0j_ii^=eZtLK#1oeCm-|x}5;T3aX+R6&z8&D*en3NR{OQp2ik$ZF}J^o`!SR
z6Cs|OvqqCfC5<5NHE(KxZ}(hdc{#M>40#q1<Vt(<?E3Ah&~08o?gZPO$29V<q1C4K
zT9x*>JeiIF6QLAB`B|=g*6bfOzah$ze-mRNe&5B<AgSA{usR`zlR+8>GW!}PiICB;
zMCK*-KS^V6U{|EqJ*?cFREg9aauWX%^*qBoG{YYMsXZqji65Lnma%Zw0GIxWB=IL<
zAaO~+tMq8H%tqhTsi*uOx^$;Wn}j08E%66x6;blgw<zw(Gi64LfTogt_E)$;)vK^!
zYkxgW!A4H&*Vys3{4#Wg>YKo#o9ydD+<tUFuTRxgc<s~Pby^zL!?MJBHWgROzeda)
z<)FXMiWNUrxghDdDz^SG&m-ixR13^+Oy&DCz@oP6pX!@6L3xU3Gib<%6MKr%gnK^Z
zoBwVLBJ~ds`%f0Ej>dxR+VXZOF)g{6w8)gCOToS|ToN*cY~bq)c|d?eZrP@7?+0DL
ze5eEG3~Oo%t-FY+Zd$aThVx3sgRrC%EuOULU7*)FTVz%{b^GH394}FpwO3ZIP&OIz
zR&_yMRA|4B9{2{K6iWxnX*4XdI_f&O;+R`vWCIVDH)K!Ablp)h$k5H_gr!!uZM%qh
zXCgFLGCcwc$R%`%VlZ3|bcW#0tD6TejW%`(<Aoa0W1s0h9riH9;NItCZnSqzymLV(
zGayq_*fK$XX&>iu>FGXTwzo;soD#qX7&02G3#EYbWPeh?B)u)_|8qWEqVqu}GlPs>
z$?0yxR+xr;5KTEBK*!l8*`>E7S+n#3$Z}%?uw!yz_I0vg-gH#947aYBVx~5yBfXUf
zBq%`)z@XLgE-84wIcPpj#uN+@_jWk88lmmLY)r?a4PIJKZ^-(crKe;!ILPVg^*#xl
z&Aw>gEnT^@)@pgSUQTxi*ap1ELb*!2-4%3K>=1Ihw;A+e)?F4|{1;t}fYr6Fk9~6(
z`=;E~&s9re^7vG=LL^nKht;Z-Xq9<~5x#nZ<3GI8aT5nEWW<H-|1HaDdp<3KV)m7#
z*;NG(Fv;62AuBvCX$1<vn#$sybUq!sUyy^J*somJd;+-8jw@nq7snP|ppNThpU^4y
zuuWy0RU=!TWk5lejyT!M5_J_;la(J%?tVCOaqe8PleBD(Xemxu)Nw?c7A#1n&jU*7
z@o(GdE2b~QFUQP`eC>-9Z$)}lCX!2rJE~M4YGI30FVj>{_XpB^m4g|s)i;YSoLcN6
zaum*G2wKEOn6?aK_)lY>6@9$)qc5Wm`0>8IUOQFLTZ&+c*U*Dq_HFiTJEcrb={3`I
zuM*k!qXnLR?h*tQCaTWVEXseOk}0;Ce`}i{i}SP6J&bu>yw@+?twK(^`~fqg&X_JP
zR4G+PX?KT_@mT`oF!xf#zE>Z<_Jtn2D=3OcV4DM{Eh;+$?45~+kMH-fbn#cw^aZ>I
zNeP*kTC7a=6qMsQira~V4E^k#4exyp-?mC~_y)6Y7ROzP#L)}AnNjg}zUwGC3EtwM
zyR~UI3{xW9u0L2Rxu8G)nY}s`-Nj*dtJ7w*kj1|)N_7BaZ-(gt#^QCT$Zl5~@M672
z>3r2`dm2!P(;WJkVO=)mPVc{NP~S;soTM#0dsS)@EzxDL;}@?&pwuz<`BkNNNDt6G
zjzLX5igYTVSQJxR#<O9S&_bXPk^cD1fEKn@gZ+#qd<_iUx%&)PfaK4`TQufexcpW3
z8K~5dx+V)82|iKmTIftvFVd>eP>R05=%~MRF_J&e;=i6gZM^e)i&6Gq$)WE{t#u62
zWZK7Sn8ARX@|KS?{XDWbK&AjZ`&Z;-5;VZhz!H6xT~I$Xf_!>5uAV3N57n~y1_3oE
z@uOVr^>t<e!2~`}zw|52J|`xj3khHIl*hoqx7d-C?W2(gc}m%v-B}*avYanuv)Pmv
z`Dt8Vw-KA0+-*sI6TT2ed7LT)U1Q|2xF`ojfUU_;Z=w}pp90O=ns5p>8AV+!8et0d
z<42zlORBRWF*SD#?w<|?PVu4tkH75G@K_k9?aE%-soUVV>HTT!1LDel3Ejcdp?(b9
zPa6)(YB!L5`$mD~zEd3NzWemqRx`c))kjsSS~xD`4ejHm|FuVQJM4Yvc>oPrqoSn9
zX~~Q~1DY6z6Z>CSs=`M@gZ4CBff!1~;mnsh6-XT+4Gy^c)IIQ@gz3;jiO}QWDZ%T8
z5i23w|0O7zgPpd!{ohfMU@^?YbhuEIP=xtmYse~mrI2*9)IfHvNB{qdhjjk`cnBqa
z2x)xGx@F-)mM3t|U^`E0waiJn=L%QA$16%G8PoL5KwxZu^T7`ETNj+iAu+1*U<14%
z%{{95e&JURr1^;jTRuSG@kOi3AY^#|r?AMzE6$dAUY&ONS)7Z$=L=o<+@<~D45=)0
zY{oZl664dVY!pOadonfH+uhZAj9F%L?%f(K#SP&@_o`|tTR7#eZ|>QUb4`J_9r?xU
zM1JCI7lpW`Cz?mu_pxZ<N?&C9b0srhk9N=#PEiCx50-@30l;C7WIFDa%=7IucixRB
zx;ZV$%x~r)at~<0(I<ot1Q85B4eF4j&LLBZ@foK!$t#I7Em;VD2P=xI>EWmLjVby2
zD#DMg4ME8#gzc+W5SCH(Zeg}B|D|1zBPi^v`A$|co6}W9@yiX9ELG5kiZ$h3VWxDV
z)l1_1C{xMzS=>|eeBD8&PN`<|p9gu#Von#besa4@gj(fdg=?YS6s7Zo@fD@{a!OG(
zem*+wQx%WW&N%f`bi>6uCXMKMgq8vWTe8Qylw6rzh^_#{3G;1e;E!tf@MIfC_+*k5
zA8+(O(jT^xTaJNF5waw8f^XfYPg~b;VwykO39~oje4k`FrwxhPhEbEsO?OC>v^QvY
zj~<6UO@OVOXO_jy1}i(~WkF{A%A}DrH-Aoa*?l!68IGMi^0VC%vhZFp#kt;`#WyL2
z58xZD*@ZOOA((zIG2N#BQ0W}=|9WltE_4K^p~vWWHk2C^@KoNx@%7xmLd0w#jXeZr
zxgjo+=YgjhT&C>5jtLi5*Gu+Imj4#+&qqst1iShw8291+c9D2~r7OA2=^BcSSf?65
z{8i}+oXN3)JXL+{^JpbEXBW~J3b!oOBya2E)ZWrH?PZS}h3UA9=WM-^HTmo9NZ?pG
zcv0x#Z8tkI_9p<t*6vGjhV-9%T$)5rX>KsnWq%Hl67g+JOzbr5(-b9T7Q?fv`k$oz
z9LMv$H%92jZKZyy@37b?Sw^gP0d9^1L&W}Nfl=x^vsmxZZ>qY|Gr69BZV{QgXiS1?
zIZz*mCtmy8bJM8V2N1B7s}E;xlGG2u^^bK1;W_d?)6|D%u@<Ruu;fR^eJJ=jpP9;|
zGutXG#F*oKBLU>kd~aMOaXDSirozi=M<Oi+bp|bIaV-zf?yd=@%$tcY!B36r&|*@a
zp;DfdC5;>w(v<VdG?ct5>(Q~HS<8Eh7q|DuCEi{ht2D>}0o!zW(5I7Fp=+2@$xexQ
zTi5T5)UDT%%=qQs+m521KVOLQ_!i{`sm`OVj_xek(>x=jq8mh@xeH3aqUu)ReW%L8
z&Fl{3AsepKo#tQzq|EN&DWwX+Hnji~dJ-_9?Sz@O|9sM?J`eARZ$~D;4*pix!)Qa;
z72-}}ppykG2`NHe&&cg;5@<7~c0I_1QZgAYsaFv>WWX$_hLdDz)zZP_^7Z@zR%}$j
z2h049|L<N%bHv7k`vh}FpfR@%3_w^yWacz!pHKpY5^|qNNTh^bLFK3Zq{>4pIeecC
z1dHJ4F=fS+oZ2J3F66V#aoRN{as#mDo2tRLE1B(X&#(b!M!Z=eQki13hYM*$kLJ!{
zzB46>#|<NFg^5E@>sY>GZ;%noP$?7E*E5*G;_!pX7xlV!`rEp6e_E1%66L8SW(Yv;
zk^<0<NHC$pvD+?Tx$|TIKjVp6Y@p<HqS&{ZRH5Xrg|f%S59f90gazVD0Ixp0(^}Kz
z89HP{XY;d{%ZUT4cT+U&<CTw$CQ=0mp^t|s^Piy<w(Mm~W`OVWHb)eU0d-0EY8U_R
zKN#3lc*w0@TE1K-A(Y6BLZFg-%H#O2WM$-;?E_PFQFqyhT*oC9<hQ@s<1+#u6dfcq
zR!U%5UBwZjDG;j7l|V0O-T^Qg<3{P_!88Fn_0p4yz}$zF$^2tx`Gw4XXUtZ9(*}Z}
zvV(b%N#sprXAaF%zBS%`vPd#p7HHT3T6l-&DY=^NE??lVn-nW2W=-U6jn5J?*H@ub
zGWwLzZ#as(<Zc95%B@g8;Gd=VZFqk+A+>O6MqA%vWw^VgE;e}c5v87xK9HWJ<fg2H
zmg*OO-+hxUiCoIBQgX31AY)7_u?&4At030d8Ri@=PKsME(z7Xd=De}%KC@gVc%`px
zLs?-YgMOvOP^gMtnggy<Z9qPrRAU?ROjkj!D*;@kG9|vsqP>K6W2q!ISRLXWFV8k3
zkPzb6P-VHiYX#Ds^M>)AtW1t;I7-FGJTK!G)6!U`dC>=bbt{5Tb}eQ>rf<@EKP|q>
zC=*@T*Fc3&rbqrszk{>p{p<kqr<sne9wIc~DULJYwj~p14eF0|**~K%C@#nHGJaei
za-*o9bY)6h!xrHa0{r?9{lL>d<cFino<K7yf-ylq>GGt>-U~UW{sl?m5l^JQ!4D;0
zYq;3zkzFRFNr&E%i$VU90seph{eD^%{nszK`K7|T6JW8>cX~cUS#e<x(>6l*#nTtb
zh6)^_-8XRXy9Vi)!~2E%;^(StMU5|#3!I=hn*bC~2?{=jz=QVwF-1f@J@z1SC!85X
zF$k?P%k!WX{zG|X^~qMgpV`h{`Qd$LAR!(qbB1vX5zhu7TMtX5K7$0Kb52wy8g}sh
zD9Y5GE|B>I<PFa}lpVcsY>wt98xfZR&Jp{6&v{wYTvVb%SQ?BKaVW407nmtao_eA`
zfA!j`CXfHdUqSKBR;JCk&{C?ZoNExB?>W%ipLwu2dNachqo7+F$HA8&`{Icq|K=@G
zV_&H&)S_OlfumIE%al%;lMDVz20Wz9ZbbS6XdF<b<&A9#w8Uu98M&aJwdD*2JXZjG
zIpGS|;(hXs8J`Kt%M<-sQ>oQpX16l8vBHL(zc3$bxcB6SnB#}!HUY%vhbKA#+po!e
z)gR9rpdzFe^x#Z34qrMQcD{5s1u*HZUM`#b)j4=Su3g?<KF=T8UY{vDcQpwQ!-ND3
zVFG2BKi8h5jSF5s+Vx&O8+Jn`()ynS<k3IqY}nlRK}b#|9|T_;1<jj`3BO`@lD<w$
zRmNA6_^>rcE*PISQOX4g$c>q2BL9dkS6_|+O#lw9MjiEpmn=u=7}N4sy#Uc1c>sJ#
ziV@w}fYAbr9h>6G!1pU%fIO%(9ouFFQ4XQ&e{1Jpf)8(}bOt`CJ=8970(5%1dT`#i
z7`IOjOg|1j{+2y*v{vkF&?B<3L9P@4ihd)gPf`mX?59(9+g4eJxJ9I^<ZLUk5Ph{L
zS%zKrm@?g=td|C58w%Wh+5*p+3q=RHNub|nh?p)nPVOwHGlAKZv5SrUdex`ya+Fn;
z)icB1PRwajHEOUN)a4Gf`sHbqNsB~MBG0CM_Z=Huk$0A|ahKaq*LZCDoy6<+v+5GU
zyL72Ncl@$QXy|TTLy6M-F~bW0f^0NpsTdn!l!RTU(v&iV<?)nVJpXn1f#8(YhkgK0
zj&ehSgFv_U1LWsa?uDU}hb4c{-SqH7?y>GZe)pU5=KV0C?g4wb1=4=qehh?yiUuF<
zgsFc|ti%A}c1wmq<0nZV_TQtW&~sXM6)sx0Bk-M$zCYD+tFyin7Yj!DDNiTnFwFPW
zw^_cqViQ34!uAKjC?Yjs_YjaDV|X&>N%?U96gAgzOvh<fE-7M~OWw*B;MjbP;LGi9
z%KldU(^Hpk8TeQ3-^{vlY^?Ua6iS}vp>T#CQM_ej3g<Df8*P?qk=mh1DOjTu8G-M>
zc38-k8lYNwv}Clbn4G!8qZ+VVRL;gz<UHki!k#5d)F%ynW7MrxPX@+ymnCwOglCdM
zbY*$OR@H=3sJpEwkleG9NS*2fA8`sgAWF!w3iqz@%wf6*rSDo|+A`G)hsGhJtaT0m
z&abuf*HpYq_sw?;N%p;ZobPP+x6z24$%ZIQxuFU24G^bsX~`4}U7=${*H1|6-NBPY
zV(G(bhoMZEYqJ%rl|^n0#bpkt`ia7BnxDUX)E+Ulst-84z*Z~MSKI$sylQDg{h4=g
z=IE5V<vV3K*2s$9a}!4h0kOaRU3p><F=5LmKp@ldbT*`4k*$eJ<^^{mAROr3A&98x
zl@u;;N*zh?x`lh=!L9du)fL9{M@%2%CZNR|UBEv(y_<kHICe~iPpU-7&Yz)En%^yB
zWljtWlOMakf6MeyWpL7IfRV}bz#C8JfcT%JSzcfsuFLS(G<Jkb=)D+q%|!+m?}Wi3
zcqrdMAjX5xru$pZC}Km#W56rP{Bp}L+n4r8A%ZdA#jm}$hP76nUPiuCXP*Qg(xW`7
z#!@_N0o)0B@1d20?~90+<0)Lb6mQ`!jho7}&<tTqpABN=&9-MswTU{Ns;hKJsNt&h
z7C3*5%rXN40M1M1-Z4swB91n~b$&AEy&w&-myG~8W_G>r5W$u*btW|<RqYjh^#F2;
z<`S)4KmpJ7c|1d?DRo5ypB0wrEAT9AIcLws`>$W?ggLKAmF?%SRfY3uM)vo<WfYfV
zAa<D=onbGh-UazqFu@A!`?nG22;rd}GUE%=pRrr5y{dT*b^Y(?64A#OSmzU}oXGJk
zBa-*7o&{K-h!CZ|nFS!<bZ{}_UqryH43|1zsRs0EB^gYF<JxQ!?XlX;pZROhXa~&G
z(3~O_4F*BfECKmut0BV2k<elgLC?qw6p53#H&84pOBCvH+G{DtSg1DHer31Pt75-t
z(q}A<hES!c*&5S0R>QlAPtgmQD*SaM5IN)veJV$F-gl~#nlSjOn^EBww^<eh(#mVb
z7b=z%XYs;rEcqbk{jE|#Bi}e(=0C5?<j84jm1(W2g6EO@>42U{6%<gkYvovGqtg99
zkOZTg7x%BvBDH^bv^(Dk;Wn!5jS1UC?r9FeArHa)<BJcpYecK7K4JKwAgHmPoXjzd
zXMz1S1Gt&A8?NCM){z*VB65i+i3n;{?GjIa&_<GHvw!T)W=QEa@D)wGv}$oxCN!~#
z*>g8X1dh{2PLOd80bI)*y4~O{T+cRfuj82<<6HrO`h&n{4muJipAs+UNK`QXNqiDN
z-0uw6TjIm0p9tm9*SLc<0+Q4BDaROtmR~KuZJbV^hD8*&;>ku3ukrS#_uxoZQDQJd
zp}uU*Si7&hQi@42nL5O{5-totnYj>LzOs+HSG?L9Z?Xy)_v>EPE0hmln8+fU+hC4&
zK<pophme3iyoHH3aBO&cDW)J%FP*|0%GCO&7#S2Mf6%rX`)qex%n5PoHRrbDT(Ip`
zRZ*urS8Po9tc>%e7t3nRax*iI80xfWH-5FNB3qgJ?CqKZyea(A8+;0NN&4g&GQeu2
zVQl*HF2L0+BgXk4(@MV~nvh>2-7os)D`pZI&ITNF8_ukC|I{F6x?IR}Z)rk;HN07c
z|6Og^>b`LypF1PqS&G`i1vo4$=3nht5SKbXrthXy)6*4A7=(56Bg2BG5%2bqiu(Zb
zgX58u6Br;tvwVx3!Do#Hs0IhrIM9_4d6;A{dCXKK^DV)lc$K;WvDY7W!CDljdBAPO
zZ^6hkNpw-qInWMXypj@o1zfG$7zNPk>_wOkX*dhM4D(!v{+Y#+_cd|b38KfrOrRf;
zL+jO#@ic%6OJHHZvj|a@Zo21rfU+P*6*0($m`7{S{=EMxvT(^Ql{7ls4tdmTd?7)n
z2|!7J@3QYFU7eA9BI|w=hy*THato2c%;wlA<R?ioCCGvz{v9wXYa(HAhdy_fbXH3B
z4L*5@1217WdlSloZtsi!<Ynd4u2iiGb_RQ173XrbNUK9H2>GxSZ)rm(iCf`}a6nKF
zufk8?Dmk~eHbI}}$sO$*Tnem%SHC3U3j=q%l!Nez?2$Sf&TA<`@*RaIARcsrHs?ZM
z#&ooD2~9+<*Z>imCM$?xAYA77eHtbyEBKB@DTUT2sEmeT3#V3x*qx;z%WTC$f@9p>
z8+n{Aq3>r+ft|OeL^d@bCALKm?I@~XXi}n9Hvl_M&$nP<a+Nyn5>uw5bV4XF^DAlP
zG<Dx1q&8FW1jcde(yB1LS-WC2tA_gIPK9zk_a=)VJ70b4?rdnxumoXao~uef?$sek
zY!#FVDzw_)Esc8|iqX3$AcKn2zjCCAJGg&LJIK<Hb8I?O<g!;lP;RjzYNDGHwqDFK
zxS;*0MINaGiuW17rW+(3k`mC|c^qvgAE`yRY*rOmYW8$VHwmIC=~a@`%x!v&FnJjr
zp*AyuTvb+^0k{U}wUO0A<D43h?&FixO;`|ue9xleJ&Z)Et%7u+OMq0vD8!0$nz}!v
z9*H)&OPcVYQrEeGEV~xglO{O~y06so1qFAe{pQ(K6r_#i*1c?^mR`&Le*jlNsJ~yf
z4OZXHaxlqAQ{fnsd$pBUYwm+xeU?NlD%yc4Ekth9HV&r1`_Cf4))SELdf{X9HxB^d
zfYcBoNC8o?#Jm@v9~5cvp7>_kx2k}v*~<qU9<z5$NMofg|9c0a=fINIiUPq<7B-K9
z(W&+k0%s-xB>u=wS-aBhGw6$mB%{8fxcg8_IMNTpN<mLvkBLNz=6QT#kem<{zqG!C
z<?l=vqs}lGUC-@;hb!B*`}Qi)$!pcteNR}eFc!xbsVxr0m<7|X=t$cG-Glv<zW6kq
z(Na_t3$jNjIV2`^qqyTZZZHi))}HBq^#?<W`+vZ)WXLnZ3Mu*){6Du-Y`8W0#$u#@
z_%uy-ZhQf=hnO#x-l$u`dNe;kQ!je}S;>DWD;ecp@F%W7-Y3?`I~w7T_vRt*M74R4
z_gV{eIOOe+cj3r;_$-jOfEKy`U^vx$wdOh4)eLzrAvu_WjL3V<7)~kaiQ{eIY)4X&
z1P~vhr6+;6NmoxFZ)bprY>9;DyXO7ZYK3XoS8Z!$yqzw&b>Qv0m@q48!H{MI5K_1;
zIDJ0z+3=?ax1n7elVmWO>|2nY^1|)Uwmf$@z=7?}1KY7?b71ZD)_itY+hOg(vG%uT
zz;T=1fOH^lzIrtz;Ca9))BQO!+|KXF8LCO>>~9YOY?Ll*mV-o1i)6Djzz(g6*|@9q
zVguC@Z9OfdW>)a+19nf=>9FBxg&8hODz@J~neV?^$KjC>TXib7H9TR;xr0Ii?Rm?)
zIBelRr}eYOp?7|E@~>jp?GPd)Xj^jo&jxLmu{_P@LQ@^X+E{3Lp*E$ObS5}5yrs|*
zRDRAJTe39Lf$z-&-*;4;2ZalfUi=t{S!5S$LZuO1Aw(vGC99XDW3H_bB2L1E+G5;?
zut~d}CF7l4Up1dxN}j*$b2Mw79PIAG<(e4T<#Xh_zxGZkKVfi7rLDqz#iZl}g^^IA
zfJXtj-iz5J=+?ZQZI5aggh_~%*YH>>KWY}8cGDmF{*21f!MDs2UJ~XswzB0k@~>+b
zcgnt30^Y-XR0I$4+pd;kwPsh`qT2780hgp!U$|VDWEI;0lzHo@@d97_WvJf4?cz36
zu_`?g<)e~z;~$~4SnIK#ceh8EbV>Ogez4S{p#UM*z{3?g8KcG+5*$#wt4}#h_F+ay
zQ?qkVWhmJ)a3u>KWz&}SX6A_@EnqC&RJYL8Hy;5+VNFPsgQR4kr~)a8Dp7V6Yt$Rl
z1*kuQ5?rHeN@hghN?cv;YH)pxB@9L$MdDC9j{;f{JTb#2a4=Fym54wKzN0GXn|Q*U
zqCFK&G>Uim^YW~v%mRLDHRGR}Cnv~e8lbEfp0r(#vz{@zvgJibHYER4V!(L`;G}y9
zVOH>^$!=rK*sGE!8Jqxn2LHZh<HauCs_bR)0&E0H!n>e-0A;KqRgph$MRbfVMKm<Y
zxre}}$KOY3_6k9u`XiK<W)((~SI$;lnvJZ7xiMT`seUw+o7OY=h03TeO%Ah|__|`Y
zFs?vU7U(Tax@qpY+e5fL#M^e03qkXpk5Nqh+q8lTgI2SB%W@Y{&fq}UVv=fc2y0Kc
zToWX_y9PqyJw%u`PqD6$1<IOJLbSG<pa69GGyYqxd7n?b|KlB;ysh9rb8uQ==bXEr
z{~sjLhghKz#^WG4n(EtrKB+~uG^uh5ip0Lb-J&|LUKrTS0nV+jYKsEXM0JAG!ojo|
z!siDks#b)G-9?jV<T?UAMMc>0J?IiLZ+OgQo6rp9QAR~15h4t16cw3#LtiI;H%Nj?
zeWH3Bwp-Ergk`&XC>_wH3b_iP$9MN=$2EHZRm!xK?1|Dk>?r<cTc+n-&93-kHPFz6
z;2l%@E$q95i7M>6q={Nr#nP7w&Z?p<XXh6lZD<cK4^Ivo?HKLG#oJX#$^^Ci6U6`n
zM`hSmO?N)GkavNi$q3-?sl<Ow6!es!?J#ox=!VF$4d+pedQZ)zfVcs9_=aiT>HBt_
zL&`YXuu~pwkoa4#)V5SZQc(A{^)~pZ{+Wt0&9Q({<a$f-80j7--tj6$q2j`LIHVoX
zx4{T?`qegu#)ow}Vr7K~BuktI|I$UMYU<BAIF#bIO=T$vhw^5G)gxi0zPR6%c#BGg
z%@MOX75g3Syj8z^f$y%Ei)ce>B&U?~F#DD_SaIQ2RE<<oWqwq-JnVMyg}Px-1%Yty
zN(Owlgu+1BiK6C?vJm*_e}n0mR(4eN9G^h@s(6qxB&zN@I~0wlh_;@~rOH;6Xr<To
z;>s;-&R7y%k5hJ|to6NHIgz*S$q<q(dpK(hd{+!d;-!9f){seG;y7tKY!S<u5EId{
zsM;xKEY4Q6e$irp-*TlGK}=YdLr~^GVxT08U}q4NJ&+zDDL2NKX~I-!lF33h{y6kL
z9)I}w_T>C?+_#6dS|NbRsV~^=W~;(*XISL|`X)?AH&b}<O@cqQzhkDT%06LA7hMg^
zK%*{E(I-Tuk$d2pvRm9syi9sNTTU4&VN1*%1G|kiL)Ay>>w0szwzh(;?Y*8ktU;Rw
z?0cxi$7m|;oIDh=)}f4-=+&7Bw1SN>n768o!qP}bQ*HWDw|P=ZF>VP>CB%74&`WrV
zaJdUObpfZv2b@x9S7#W~CEQ`HgcfUNs|1FDyEnGSFkh`X5q5Q(&bbxG5)xEkU(kC-
z)k_FJP__5asRlTqL7?E`<G;d!oqfLx%H{?Aj*?ht&osjE7tp`gAC4!ewl(yBATwMs
z1nf@K7UaJ?G{sRV<G>jq--I8iD;3KBsw8thEK*3AH6D^oxI1N@qst9p89Iv9K@7;V
z*X0DV;5W1#m<Eay`>f*kPC_NqJ(U+#|B7)eSG^rpVRB8_rD?D7ZOU)CayG4-QWDC&
z3DZg7tEBl9V^g)!j1Je)KIYD}iax;ha?~9zKqiI*fFG%O+<bxFMrh!LiAa-?&ReMo
z7e!sD)?KQ;ZCHl(dN{s91zL6#duKYd7?)ZB{ecM))2aMVtxw*Iuq-9E+umCOvM<5D
zmctR@#JQLTul-waSs`Tp$6J)K^!~rWoaik2253D<4JXxCO6V^C3M8k8a;Q<)Of}nD
zhbQ&+VY6T^6IA<DYo)hxwoyQ~9Z5x%Ce0IC@Ya_5G+R>Z?vxAd4V!aR6*QiM$&|x1
zQ^wCc=QL`XtlNX9p`!HXpOHitG5hf(yz_^Y)Q{OUWxzsKKb(k>ReU9}`m>wy0{wxP
zczvxSpe?aauTG`fG1sZ)^XJxa`;a_B>#*L8g&W%aH(}@m6oAStkI3ZDJKrbfnJE~z
z@;lq+O;lOOZuZ*|0xEgb_#GsRJOA^dMj>ly+)Ehm!gl=#O954nu8nA|!@Bpb(d$k8
zUT0!wh$@v@#ZI!jMAzC45v~@dhxuwr5g<zOwP)Uq4{Hy4m3lb7p7~#iLZ|bxR|$_w
z6x%gy5_yg2KrJyv^fz@I=nK`0aRpN((JT17`C?LXdMyYTVrHonGab87<*Oz-GDQ8|
z3ZrKP$O9hQIEkfgV+Cbs1y)pWDrzBGYCp$P6rLc>0c{<o@CUj~nR#eD<yQ&0*1S4H
zC;%TX=B@U{E3ZPFe<eB)R+kVkiT=3tG66C1F);>VKpA(#9Z_Ci6~vC9?tdvqp;r8X
zYH)g@id&&4Dn`{J6s}&Fj#vSqC<bahh?qi(?M%ZXQMY!$IJ7>N^8*3KP3Q>9ygO48
zN*=RC0T!(GJ4hy-Ik-WrHf0tFc%sbt8@l=XJNl0_8U+kK0Cg@AkSQNqN%>fT`{7oW
z-Nv4e4e8hnAs_51tIZL+c(+ojRQG}mTWK~(Eg8ngYLu20A6w1M$HIoXutCjZq=AOd
zws9IwtaP0TZjvu9=9FVT))HE|ut6R%r=b=WF?Tcwu*b?4CCi4n-f0<or*$oH!d6YQ
zxheOdS%fsWsw|{7376Z!M}bw5kmJ0ekbwpZ;=_7sxe_)uAy1EA6fBr|FBD)?xkx_k
z@6=CMQPXaKfsk7To3L&?XURG3S_aJt9HevvFGT$a7Sb|iZr(!rhRP93H{7wFVgwg;
zv{mY;CyF^p5<|)*B#c3oM0dXop>{+Ea+Fd4_Z%P{Xm*3psp++4Bn;ZP38(79;y|zj
zfBBVbPgtpfl0b_X?=G#T<Jk-)pyQ&!SUgG)B=ZS%BUE8a;dUIS9Y5l3Q&AoeZL!6n
zA<G+lpHOcraEa)ePA!m#Y(&#y?6{*+)cBM_U=jR?U|)1kLwh9Za!mI|ClVhaj^Xlr
z02F6#J~?i{=4xV;l;*?ONQ!C{bRlcntPE*A+V883-$2s!yhYny&2TDFr#o(##&~HG
z-;(U1;!ROV#q)<2xAt<x6jR4I!G;McDceUb3aeXKf5dv4l`d&Tg$+`Sc)0SyWdrWw
zs6p*eadtEFzKq7-kW2?2o|=We1aUUQ5h5)t6)-*w5GD))s|)7r3bDqZx9AF5Rq<6<
zL}hfw{mvOGHlz=lc|U?V(QSxl^u50mqp<*C9`*-Qm;D{g_zzl~Q5!Mp3shIp<x3aR
z>Zaaf;mwn)DWDxLm(CAVH?sJGZ;ExtebG~~zZixuo|ZDFn_bPu!-eW!9yd;VL+6v>
zk*C^2(g_%@9Q1I^MA^gO5`*br3^EU)nDj`!lcI{wj9)+vqKhccQ61#M;KY9nl^}}Q
zo2kx7WTJ*7`e@h+LB{0?6WO4{(p`a5+qMCY@u=SPU<BJdTXef{f6xgCO0*6fsFcbn
zm{a_3lqBL}T-*#Ek_fLG1>f*)M783h2nx}t0U3RDbge9S7+sEn<5=cDM*i)f>j8Ot
z3bYq&b!R>6=1h;#Hc*QQOFgo%#?{e--6E%^di2#XBh`UCS~n8W%s(sEs@{&T2183~
z8RrUi4lWGJ<S(AePB6e`u}MDHe6?grAygILfXR;kRwG%zp`K*n31a*Sf8&QcFm?2Z
zrWNB!Cm8Wtr^1jXQq`8sSMJ3u6$w-bR|~IXzFLy_QaA~D9O{vqM!`ZQN-*8wm(Z+@
z0;DmKKk;X1i=bLnLp@>Ii^6>2=ZINS0EC1}V*yOaR8b5Kxe;{}Ka7qi4?qu&odnmw
z!<9?sGgqin1x@9IeXy`JLTn<S2T8m3kkJ;OoWV}T2k@zamo%@UopHiV;RDe@3Yr3*
z;Cx#}4iKPMe`BEr>h~mQicV3~iFp_;748;jE|KcdwnyQT2tz2}uU1_QPH2uzXx@df
z)OfjYZWQOeCO1DibT-*R;&z$-C0I&fSykTEDt5h%LnmW78}j%u;Sti3UyMjA#V)em
zU<TUO`XIbos#VSQN?I-VW)Vn(ghvRPHeW4C6Sfauo^t+_eS;9#$+XwU$@c<y4Oa9}
zB?jJeQE^iple^m)j>nTL-?D=@4ydZa6clV;=+A^H_%jsp(CNK&%*9S4l2bqFgn>^e
zcALDXei<lR_7uLL&A5eKT-mMc?N)jjraBw6eCnqi&xDRTV;06%?o&TFWOwSPEyayH
z^%F1`UtEmTOHTcSVVbPc^ALCH=T7~8cCipNF|W)!V5$%{r=aO-6V4~TZQT&_-G%jG
z_6)`B@&TEE?;GKE5?Iu$pz4B>0^ub6Pv!Ve{OupUDFk8O52hW(sPQ|S9Ve4IGVRUR
z3vv`T8N$_Tmihseazq{p%8h_w31tAXlJZ1AFw(Z3Hp?^q1s^VI1oEMuJ2iFJ_8coE
zjrNlKMbhg9*;O;ZC8kIrq)PBI!p)^k!8wJZLcTMEwJKiwmg;<{R1Ttr(>CBUbY1U$
zxmNifHMPOU5kbh5sG}Pa95&A*jlaj?clXQd`4~we-7jyVQR*D1H|S$p(?e+>9oGG4
zfinimT0)5Am}1$>uT=&$Xm3?3hXQ8fGu;<-c=UBVpdAe8YTDAM-93@?L}uf@xCe5O
z+8}c11FD*VN#jqi2FQk@NkkkzUG6K!o06iy@%-oxgV$F-q6c63v%w6(n3Si4%kgrm
zq5_>fVDAJfXx6<6dJEK0QEWUepreF{DGJ{m?;MsAR3X1=&Zb9>$&r_$*Ms5UT746I
zH*i+Tz3EHfzR=NEd@Yg`k?cx{V|uknfa(K8Ia6SB-yh(+hF>hwQ7oSLZgC+!+%D2S
z)Cpl>4X7jZG>v^{3lf>rc?CW91;kdZ97Mn2>&=i);32VLN~{<qbojFX=jZCcHLk@T
zi-}Y*!?6z?`e52EPamB2q_uCN7r-~iZRrL$ol2%en8=2|4RAkV_Pi_H4zC|e4G|fb
zA;Tdmq)?txILD9$M}h%;gSTCb26Ocax~xAAu1Tih)9L<QJRXK0VFSHy1BA$Uc>Cet
ze^u7dD-RDaT}{vV|Ji%jrZ$qKZTS2CijLXXuzlYKOX6sD><B<G=2>h!fY<Zv#=eS1
zYJnaLNz;;y*<b%&nbn7EQ3<L>;vm<=9tNqZx>cE#b>+E7X>%{h+hY>zuKI9`Ez$O*
z91Z@QanX4pH8SV(C0!nN`J{-Db;rW8tIB1dh(Bet@-p_(nmF4giV*EDKu5UF&PkAP
z!Xua^`IB8<EwIN#!7RRA$a_V6yqp$7BC)|U=sckw3p@4_)8gx(lhk2Jmc~QK4cH`(
z<ToJl|H4KNq6d?r0jYES3yF$sDBgL-CKWshlGKgtn_G&3SD|Bd(@vYmFr`eGh(8u8
zq0vs@Fy@|u+_YQ)jQe<82`WH(ACId+mH(~<h_u1q7PG;$-PV+oNMhLOEY?=H+-$j2
zxixx1My^{aV~!kcN=}?pi1F$=)wRQAN_Q&d+u)9(Gews+olbm%gJs}g0!D~l6ks3!
zdt<BepVvXX-+M6%cCi9~0Czrv$8=ab8HP!9Jl>3vlqn4-EvH?so1;TT;8C}7dyKnw
zuoCmV{VB@fRgSLmPWI875Z)!M#3h=M05|FYZb8;!qYbs+7@Ux$yd~LCHv}mOMFV{j
z;mS>VSgHbc&}DDjG6t0K-va2dur`pU@L0l`5tW06*M}FR`+}oIUUpvPFPZv|C@kYF
zLL5jjjDhWoFFR(&F~J_jSJ`NAE0U#+LuogAE8rW1wM}kB`Y1+BxD^n#76BiDy(#|W
zg@v77(B)w^!nh;N)kHoih_8cQtJ7qNn*_ZP0tP_{j0t)ai$xapC?gHKvnSS@W*)sC
zXf&XDl_Yp2XO=!!63~pU2afRu>svLq=&i(kBVRo~x{q+Eax#D~!0jgKuz1mBgd+lw
zoXlczh%pR}ak0@i@^{UIBr%<U27;SAg|+iNQ$!0T8M@()#E&C?LH?9SpbV>LxURtR
z>B+l6qT{qGD+>#{aWbWwg4PT`2`WFf-xBF~7m0QNDv1o_^-=Yl6rChgReY0%dqI80
zh1UvRR$jf9!3)eL#dk=>4jokv(XuQzj5tHNYSv<zYgvhZ4VEGPg62)=8)p?Y_ras|
zi|%p!CtNzYhif(Wa4FVw$!=nqvL3FxxlKI8K3IDryEUkAxr((XU0a2pZ%*><t}VI)
z%tpGpw(^<YwY8uH#w3YL^wM&y<>*~o-nI4EuB~<lCZYzlq;W1YzV7JP+E6U{3T9DI
zk-SEPmBBu`aEpl1yJYER1Aeg?&!8J268xO6dcJ8$Aixm=rHP7zB|-DU5qf5&!&*rg
zcV>Duk#VW=4&?&@;&9rup#&y%p-jj-t0#kT7xv<Sf-J9LSeC|f7;Ne?DTj~|ArdkI
zz^brv4_qO3B2z11VrcZ6EoUx($;iI<n!1kOxpsh{@PRT~;RE|<jSs$3E2booA#J!6
zci4$Q8ug1K<Uj8AFNrOp7a(O;hmM$IhJ-#P9}5u}Nd_hZh4MpyBiSp2BrZdCGQP6v
zo+OGS0F_H%%RRlnMl*u3)=iPAuDCW)UV$bf-}+81rhxVG(F!M!S;)G)#tfs6oJE<)
zhSb+~*oPj;us<O`ol9AWWNxQ)0`)d>aFV0{DKe(SGS289eUPUR+Tsb;4KD;Eh{2$c
zU33&EBqs2_AFxp^^+AcASn}D^Xaaj5kCCBu?y3eP)4UF_pgKTC-!clou4KYoL@8IB
zR{*>M@Yo7Kbm^F1f#huay{ZAe>B`g#OghD-cIW8A6(UAY_~ZT=c9Hj)n(nw^5CK2F
zXdnn`nJF)K(A_o#KGS@L6b1K3WS~>QADaso1^?i(cg)x(La8~`8g&(3P+rPDdN#xo
zTc4Go%Us>%i7|mc8p-{TV=zVL%N-DFIAbuP3jHI0K~8*mvxukI2P>~+KW_!1h^4c$
z@jAd(tR#U}@`2NWuk!fI%=8d!fgxB*;u0v#F;mT>Fpt6>8--oE#j4F8gT2)bk-S3$
zuF}RAZV@rw0f!Zw{OIKglieoS%GeN!X5|zMMW7AVFt*C3wlqXPBJcxIA+WAd=xrJW
zjd8Hf4iKI(h$%X!i$0`j*7fb+u9|_no7dfaBIAJV<bwI_u59)LK|42l8%K;-f5r@W
z07xU-dl=xr1H<6oZ?`u7!!dHi31q6B<OB|s0;gpDc>MdVTrs*p>%b)Tt_*_+eL?Po
z8~UHXS`0YNZJ1%sX%44Y<_TiX)yh;7L;Q#ocfO_&G85f@bB}NL{c~xiP2{&+#jaLA
zG1bG)1%;gj8kfPHioldQnz#Zz?)13xv2mv<R!0I+%F??5h^q<EzPfTSlw+iTA^T_z
zb0p!&CN!FVJ@R7y%eC>i{!N-TmKXt(s6dY9&imG&@BC#U#Uh2CNn|!%RR~6|P&&m9
zcQ!EH?I{Xi70DKqb}{++CXz2~pCcFGWl~b>s)PKiMx(Jr(U25x`YPB)c9%(mL(n85
zyBQ8qI%A9wYPsod5JX6+LVy7J+cthsw`95Wo!kP~urfhm0Jt6PhC<B<SzRyu*t_3o
zeVU3IVi$J1{U-7|ZDAuJMPncjusyn>d=1)sDzOSoimc2en1I^Qa>P1<Lpge+7-7;u
z*sw{d%VJHE;DRl1McSJ>YjV!I6V)^9v?<gbsh(ix>jD0~i?qTtm6S8J@H`~=aU^<(
zVz4HKBt!@;cfxB2@81RR!Up4$R0TrS($T@EgVPG}YONAno&=`T_y3yDtMoZIHR#b7
zXyz<AVFpZw7VwR7T!zFEM|(H1nHD6Va+>_Tck`LLzAB$|Mw=-!Q4|9;D7?uxVE|1I
zeYFjfyiWMZggZfhVmU)W&PBe$2Q@B0O7%4PHz0x~YT+@7@LCGc>!1vaGJnoGiGn46
z^P)d+A}1A^vm47*b|D79KlaBc;!hc^+<*4b8h`C4b*{)UG8}U%FqufcQnC#K-Scc6
zvanFSR$OV>X7R0ekGQi5Z4RlR$O$(3SgzVCSB3obVjXAIwu)0f->{Y{ZX^4TC=f;b
z2v%(kAlSrt3tMkESw%9<G(MH2yji3EyQ_Aa&-BXef-1L?#AS3_H@W9^Td&(bwr&dq
z-bC;0{#65Z{zgwq(>sA%#Zkd^t2Jc5vI}97LiezbF5D$zG-ueIqT<Jp+6$oe!)KIf
zM`{}K=1lcV&XT1|CO|2ebQF72nkHkHQi8E#X3|T_<fZWScCd3jK*eBG?LZFYhtFh>
z=S*~}GJ=UH1z}1HXDx=e|2W9k;RmL6_*tVl{IW*tPbUID-||o?R0DiZDsvH*Yeh>)
zQa~&dwGJr~Hf`~-OGXJp#H6H0cgQe4VGO`PGA9%!r<s+!c1BrViSs@I63O|}iq6L8
zoXP%o3Sl>#fzKJnB&iTtA$&$VNG$L6k!gYdXGIkY<z=epSQ?*-3-jB$*KvEsbzwe%
zL$(KlF7z)d7M1$NP~-a^XkG{%G7{0wUd4?ra#^}4(T)@urvtg+m`3u1vPd3kcVm=C
zFS)y$j-8WW;jvTi5meTP+TPZm6_W_(#<<m*Yl)htRG(%pn>(S}Hgeq~SMwEpVrFW7
zyQzfBN)8q;YG-%lb?k?u0LjGCeBsrT+T-=#<&&mS>!~~f+NBK|)Vs}9voB2c%Kd^W
z_Y+huqu(o0%<{B|3*YPaUcY~A{hpXU6^o5CyGYh_>J>-*ev0UOaXRc-joQ1|M;9&=
zvGxg91vdU`+5sxF34idAy8)3p#T`DyH$i1NKv*M+#U4}7$1N1mfwQK%ibP^6Ek_k1
zcTkmcD_Ap;lBVo1G<vxPDS1?fl)QfwYdQH4s-goe5bMDwh`A`!gXw9GeBnX#bXvkV
zl6XDRBB^ch?358~Op{AM<_w~kXygqqwt2(RW$oy&w$ohY5Ib|vjz!Rn*Ty1$pJb8s
z#b%M3gl2cz2<P68)|E-ha|xO1<Z<V2P&QdoOBn^GL-edoL<wpWBL=$)0a7^WTfxRH
z{4x`P5ul|f#aoa>TSI3{s=_UQNR8xDGN3Xi@zU&f8)r(%N=3RnK!aO5GiVaVK3Wqn
z`(xM%sd~662~Dw3Tfv<d6ZUC*i8|x*(t<$w5O&+MSq$7}q?ln&P`<K+&k8&lY~I3>
zlee7hjc3HR>D7xO>)5+OjobT2(a;vt#mAhf)P2-A^Q~(Xje87@o!OomYl3rT$C}`}
zyIJ$?g0bd=354-jX2{4bL5k)n8C0y~9Plyc<k^i4`!!vVo#OqE`&VyvZ%RUmJe-U|
zIOC;lLYV7KLW^z^Vj`EY2sySj@D?F&5qc^XA+UVo%uSh_uR-XkAfC)fgdLi|;=zg=
z-nnfl*p_aZ6DE;33{ISxYqdAc1ZCg6Q}2_cTL9IHZ%Ja7hchNU2krt(xS;9VxC>?m
z3wIUOyscpU`7)P1cv#bq=5B_14(tV<m=Svo1K1=i{54@mxZSq(V1|S_ia5JkqjDj#
zZ<HHXaUqi3K)!x%Z&fBJqZOHJA6?MOgoJjnXx%28py$ts4+B^OENrNnTB~sLP@#+Y
zU8fVaRu0><;0S4O4G>-e^VVmyLij&>^}XGI%G$n0F^(JPqgo+LZJN2rL4`>_334KZ
zV>D4jh2rK#7@tRG4@_G*L>mtKV+8t2yJFgi5jL=aiD|VyarvN^WG59G7`7tQ#{ym~
z<XO^DE<WCb&qcxRHkmEu%Op>sY3BEk9etiw=P80{1d~^PBHP|=hZHAkR)@3-&)Lge
zJ3FV$#aUCYZad7A*ri(aM>+9pPkWTHh0pvf7kmKuWvE<lwUw=!{fg645!p`fIK_TH
zE3b6R1Ll40Ivm59oqV`LttY=q_d}BON}e&dlV5uVC!Z6CpVm$O{EvTCIhx90qrPE^
zo~XcQb3B!&Xmd&k0Q(c>E&--Ljx&=0u$WmT0D=ytmjE~P%Ib<20cF7a0*C;&5H)y0
z9jg%}BEWt^RoqZU2G}1lcOfwSiL?rVFFjV+g3~@4!GA-Z)F>G9N2DK;UVG6WccB(?
ztw|Geq=<l(`-uQpOP{_j?_oe4E<d+u9T5mXSs{5y1WX56M1<yfl~6z|R4yW7t`)_x
zxL)?8AO*zlxT!`DrRZ^riirDHrK2J+*GEMxdQ=1xxlB}q8|d~?5k4y7sYFG9<)2oX
zj9X-?eRSb65w>m_jXV+Eo~O!SM+%yTJyQlI-a-g5!gY0YHtG4Bc*Jb-WNu!Ivj}Wp
z{%})4=A0#CC%NW=Tz6ACN^yuiQRXIx!2P2F_y=K;IeDF!M{13#8=K5MM8TC&=FcfZ
zltZMXl&Kk}8oVUNn2;Ai?G-J9LY&rbtJPNv%x79afz*S9$bW#O8fQM68KY(X%t;2R
zW+_>P^iI@rG&xz5cUSF!eTz5W_W@F}SWH#jg7hB3JMPXu55Pb$n%xXEsp<^$z%HsA
z3<TTS+;jR211Y+mB7YvlC0l}nO0&=eZq`MRHQx6Y4tih@#|;izeJ~DkOAB2Tr`|2l
zT4y3_Snn-Nw5lT?$cOvaBA5twyTL?jGh!lP0WF$@@x<IDJcTF{3zanqOT{t|L6Od3
z@euo9DICS%_B#J#om0@^#T>&%Nw@W)s_twVKB}LVY4)8=^Y-8cwFhVPEn^B+qA%rf
z5$cII1$$HQW1E6e7~xw5{m&Zx*2pS~HQQRvv0jprJfIv6J3`go#Xh=liHKvD`t<)@
z-KzWt-AxX9Cb}END=s=HXcR}6h*1w92!;W-`GI$zY91qQ{OD8A8pj-e&LwTh5<@#k
z6_xfxF(h>T!>7aG0u@t2v0(5LaX?h+i0<`Q$@7{a8Y*OuKz(MEN=n-Y(OA)#lH<>*
zo8>Z<Zo*>;ab%4wxyTaDI6T?;yBUDc!^r^@i{6WVaD|j)@N%%9R&%2Fe$Dk!sDc!Y
zC7TufkE!L12#6tV&2sSX+JCkP5#dW}6@d;Ps2hcE=!t3F=VY@?_1}E2B%`@`%LN&;
zHbnHwsM8rcv+&xMVh>Q5a>Y%&yIDl-Yim4wH}Af<!MxzCjCr{Xv*+HaxHl<TJx}(n
zmXW}lTZ-zhuy3_#my=qUmmB{oAu1XJ8zDS<K~OCt2;hxSV(pc!bgkFxww35_BsV5g
zyB=sSscbhDmL`GjEK||hO*7Ifd%5zIvi@N9M8$j@b!x2@p?*Ez)-~?0mu*OZD(Tb-
zX)wlJctw|=`6Ig`hbVbJ%Bt71*_}`T8Z6*$1OnjhYn0CN60_qdcp*M}L1S7`n~NqA
zd}yPDB7+D_Z}u-Q$%s$OnCkiT*SI(8bOW?{GtZztfQ&rOBD`80CD?_&r~CdYL^}Xe
za4|y;@iM$dSu?J*{C-j;jV68PeMuV0aa+U$4w(9m+;WbZebLxfH0+?uHrm?7QSTfL
z3fYTAzkWOn&!gG-A=CQu<ro#|sfr0jVbrE8qble^+Cv1MQJ2?_eMw$5S3j4H?-G&~
zaE%C6|NUgP6za6P)N`ejFxhY|Jx0RBE<Ckc&W%X=`ZK1Ii$oz|BP0kSg>M{X`x#EE
zum|!GLo^ISh`s@OxS(AJNjIY4?0A9;u@Yvll>t4q%2w45l{Eqb_PFwd!a>TxwU5^L
zVP3$eRtETxgG#|BiVy_y`5AU|r4(<jyJlc*@NU`}NaJT^^pj@Jl~T<4cB|%QHCowR
zu>BOS5B3Bl#_8M%q=-Vv3}OvuClIy8q<^gHNP$7cQ|yDaS8CQ)?LVR*K*jR35o~8l
z(5rmh9T@=x7@L=^#;9`{;ey2(C#>9P4n_{C0s11|C$xAzq1&ik!b7yCNN?q~^&TSc
zA$mj)5ivh3K`b)+4U&~o*k*Pq%`NkMD=1PAEUtJDwW_{<Kn9=LDL}NV@K%)F)j3Dl
zD*{Sh-@<5NA6>Y*#pt<jYusu!uA;`MkH`)*b?k=MP7FKusB}Bh(asOhto8M^?LDQ8
z<g}w|VzT>R_~*{alt~tV-uUtiN<BKPG+~hW7BsJ$-3VU3XmmxULb438MW~n92am~U
zw;K*%L5za^gZ(2mWztG)%<K=Mm@R*4Zt{qyrwv@PH_0NeOph9#%SKAzF!rUwhS`b+
zQLlwWoB`Qf`y==gnSNy0pa%}Ghok5+Hzj7zPMoNnUb8!HMM1lJy#)U$&qXCJv@S&<
zF#Zcg#=74K^>upRqj(fVqb9vKn^MhT@Atab)U`J4T?q-$Xm@@@EpXGj>TCr7acaBM
z2BQu~X*WD8u{GwP*mfnBPyrL99N8bCOi)J8L=>bwYf}?cvrkrRm?MjPN=V&s4fA51
zOxp#9BoBLH=O%MC+pA~^=GH5GNyf40axl7{E&U{K*f&+#rs}$@O%t6r9SNtHbhI~8
z*VhD%As(vu!4GmC^+*bUO1$NKxD(%iab55U(nJpkl=?bwYSV*vQ;h!`SmHm+0YA86
z9t;W?&H#lQOyS@%8eR0+JJB)@4*538i=qMca#Dnl5C5PKS&)W#5DR@c`0YdLD2Mpy
z^uU#G*j!HR3D-@NJU5+X#9%PDu|2cZ?%+=Ee(yG--kTu%C~heqonyx^6joL|9U>@w
z@NAj1AY`H#n4>ppG`q1I!@>yfW`=?P(ve~3DQR}QQ5e6WI+CVzBTE|Gg0{^`*bE$o
zDw4Px!}vAzHs^mUa1BTn;!f%{FXDc$kG?mp>t1--X$Hg2IrUE)UBDT}Ty;Ul^yH$$
ztvl25kAx&4K)KO!a};;!GU>Sychl9JzWStyoAyvOn1o48&CNewTnD?@5EN}`#(nNj
zPqHfi2%?4tr^hes!Yev7M?VoSV(fVYKd<qJ0G#m5*`8AX6Y7uM?V4`RZWKfbPq*L&
zHj>((@d!Ww$BTcufuye);nfchgYcZht!m>dnchq%hGZ{^WuW0kzuiESXZvO-*X6^c
zWGE6>d8ga_2-+oX(-s6$*U)>eLkz>q0jUqHD3j}$+d;BM0My<@7-iHOr8nts*!18u
zxlSQU&E9w5c{H&D@3PDPCV2u<Voq7>pa2Ny35YH*5ef9zQ9<p2WJby5?PhZf=npv0
z>J5cZTy+qNaM3wO#D$rR=5S+*Siq304uT_^A%01a-Sp6b;xWZFqODy#+w*RaLP`F6
zpdw$T7|?!_o(2bgg?5Y3*ywviVGp;m;3R#XHv<aa35h?u10-`PX%=cJdBlp&E+y1~
zYH!ZfrL?h8saB@4orvE-@F0z@BBhf;y4c#0TPvEv5F&4kJDg6q%o+%O>6|(En6f$E
zrL=f1B|+RW9wfzvs6aRGLGm7?NAw^WO9&JjmVjiKhsC$?qgv5Q70YWzcn&rkvyG++
zSrE%R8qB2h&%9t7$}s_7WXC2?(r&*uiu>K}EFq<3lfxe+HW?;mH{n7x9j$v&2n{K}
z&&ukLz0<I`v{II~|9pjuAHw#l5JY(+`)F;0jotTkkQ(i?UC6A!Sqhp6EoarO*^lAG
zG1YQ8be#?T`2vaEY&<ktf8$*2G0qM`?NetB{X403===iBEIjLGVfyg>q$XnOD3cyE
zqurT@<`0DLs?(>$zizkSBy`J169_W9)^jMWoF+*Nv4As_uFf|!t6H&(#R7MT_s0f6
zhX&9!D!n`zcR*wcYhxc><D%bfIpE~tL=To14=hhoxC~-e+DUuF4A0`<ej$8(OcpVC
zF5dkz>JRvnI;3W6bn&j>e%`I@@9$PHVdwpRCqmuxPvK=G&v^!hv}rp?AGS}B)DX}4
z7!JQVP2j8;`;4O8&3?+sMF%-nEh>36w*Q(5iI>f+N5f{^8I0glluvZKLIgY_|0jbv
zlaF5_f@QuTSB|+da!)eODD0*9?O#59IoYerDfiz-lM`NI8=rBE71_y?co(P~GR_CS
z74nS{5F(Hja=cHJTfLC@6PXAe2wh_$hnI6W>^D0w-nWbaogJHrp=_DMu+vEixP#dr
zK68R!aO=SSZ!Gi?awA8`3M5Y`#UjBwibOMlahzz$H4n&#m!q~Mrf7VA9wG8a+WWc7
z0A_wYMDd0-Hqvq8TK#y17DOoqd_&)}!MBTd?==Aoc^dsPQ<R~$#L-Vk@m%6};yp`J
zHEYXj>9_5+_}ctnEKNZrD9g|Vd?fq{SAl8oG&?te6axf`<iW_!QbEd!vo!ZOHoMxO
zy^ejfDhRm0hWx!V69n!XIsYD}N(`60s|01&w8#o=H+M~lA2^hLJRev(EMamwc1=QY
zsy6+oyf$arL@|KVQSpSvS52&7HV(BQQ5q!wzLvxizD~pHl9XXY==4pxa|p?U0u-Hg
z8yU}#3)Bb=;sqjM%hdDQ86$duViQ+`rP}L>&o+alLb9$KO9&;Uh$nMZO~Htg3}O{$
zRc*eS8o0uKH5a%-yg!M-T;Q=#oRBeQgWsHP?;P#{@O{RAKh)m;8U_e+iQfHUqD`Xn
zs)MqY&GCBL;^}FExFu9HrBJ(OM)Xb%Qrf(VCN^P0(#>B*8=#a0$MZ>~VyB6?zblS@
z47&wRI~R7KH5*ulN?)URj85BURCtU7W>B=uL^LvN{uT{J>E8&VM*t<FXM4l2N$Rn=
z>BH|~r^|?$FhvI@U98#;yTih=i3WiP|6Wqs1eyVG0?-Dop9s1DFa<xDFvv^%!9zm<
zE{Hg<13ZJCLw~T|K`wp#9Y<}%@Li-IQRx$k0c!PuM^a#aZDM=5&38H;V<^;V#u&dl
zh&d7sm?-W<ig8535W!6dCAV{*G^U908+P-C#!giw?^k)775nOilPO*XAz(=|O7hbQ
zACeB(MPb(gjPp?6P^l*8A;bxi69Hu4m@N|kHs~Vwmb-13PpSCKc@JDlIUwzD+=Zf+
z7RI4yPs50)Ov5TI!p{p&3z3Opy2#Uum?r>{R(@3XjXru&q!zu*N-cm-6K|2f)p7tk
zSMcxk|Iqh%9lZ9e*@if?F+i46R4_f=DS$S%l)x^9Wi}O=q6}9?D;#4VtuYLHpI~ix
z4c!5n0tM!PnxGh0v`K>aAd`~HNF49S2N>G~XHksOL&3|vA5F+9mPkq6#mkV=h9DQv
zaIf1L;wyMDkXx|)N}eq@g+s7;ZqqYjr!gKN_X!noC=g9P;ZD+RI(lbe-L<d(2(&xx
zpP!SVgamCGBHzb>H<dT>ISfLnoJ}K7Uk+cvR)gqy&hIhX)-uP?oXqqRA|hWRjFf$O
z$RMNr1y@k%n&^i~X&d(2^Z;<ra&UqNBQ7-+_vwv7B{=ylQC_QuS>zam)hLPUrvuG4
z?-`4K3g5qK+Uca6nzxR{>a=oln%GykMtK|iXzdKA@%qL#2kXNb>YQx_h`CR4h7b;(
zc$ej#-2e2^K4%BKL6D%)AGlS#t)ldh{nu(ciChW!EAkWm2q%!GC!aq$g2;UUZi2O^
zC?GRjm(ZY<nQz;;XD@K7(ilnH)!~H1Tt;w9L4vY%hlMki>Efcre9rPhRw<s2_;D1s
zg`pGqRIgc_7lxUMH^xCw-(1o<))=ho2PciMyIjfk9n4s1#Xb4(7xb$JVcZ!KP>p_=
zOj1GsqpN=UhO`1@*Wxl6k}aE(6DVI6LMOQD$E{a077W9v3z*t=z2B=f*ZPZ;Uif6V
z6#4*6i`aSt1#@?R;Y<qsAi8i3m=2{W(>7%{2a9~Bn+-LZEYO)sbYW7<3?P|JQ8Q{t
zK`It-wkcLOripSBPq0&2dz~rJyjXiT54S1kBvaZEYbET6HE%~;TstC&TgHx9a1z{k
z-+DWuw<A7waP)b<mg0!U1r@mfzUa7_fpF(5UPJ|FR@>3jx$;dA%~_hvpIL>H;v`AH
z0R@E0t%_S@%4_x~Kfj8zWPXG$pw0(j&Isx~DW4Qy5MzH)W28j@?$2?AYR{Mb@APm}
zG2lf?j2D!aiiEMmD23>OU88%3F_0i~2or2Vb{|@I@<sk9(Q}7?Pduf@GKJS6TLWbp
zvVnpTc~1AB&2d#JKA#<?#9J5k&(UmDeSjhW1>BI!Zi!EXT}3Z4py{4aGXD`p1E9qu
z%1ZJR_=ZeL*6+Y;#%3`L&ilkS;1%KrDtL`(6R4~w(5I|ZOD%f_^Ap&+7kq)u3a)Yv
ze+G+ju^f)!p+0<<Aqk6naEL%}DR`~r;8nRvB{jqX&fv8+oeUC>xEm0N!BcXFm>~dc
z0eegdU{^{2SorM2_rJb@UmcDta<m6$P$Z-H9ilCwZg)5co8Y#0m0;)SxW0G1dvtho
z{O+t9qH@#MgZk+Qpg*_x&3*h+G4Y$n(RqjXXUY&xF>~8!>~?Y#E}Z;nUn!Q<X$DGI
z+ZB+aH!FX{F&A{0GKN$99CQ85E`~EbO7?(^;@j`+ukG!F_&e__f9xY;b-l8#qzn}H
zHJ|1ItOu}<4PZ^O{MD8Hc+2}j+}?A}=Ua8d63TE5NKhmxRS1$Xpvy@FD5D4rSlLSB
zPm_WJ#%j4V>Mt2%C5K<Z88L{O9e_RqBXPrbF2|QzwJg5-32qu_ORg$-C*k;R#mz=u
zf(nf{`tWAteioX-Ex&FXh~QSLe<#9P*_;NL+l%1CH?Rk3@<VdBQ;H8h0XU|_`Qz5%
z_inI9UKvx(gM$0eqAVh7u`Jio8EyqHj}K8#fzT3FBe+@W3tz5PX6<|9I$W`1;j6i)
zLn?fyT@tIBNAEU9Wrj4-$v1h{FzPXtdCcmbkYAP9l>XlY3C@U1dBN0wkf>YCmGX<3
zbD<PVGjJoJ&fBPQ)xC_}BC=};BzEi8h0^QJm9}aMdQgOLO|JxXPmbE}P%JMZ{NLce
ze+}SSA!!k{5Qt-n0vZ{Z@f^tuik0BTNFihf`*|sN0=_DC6B+q9`gnL;PvSB%VaU#a
zA>`<6b)l797n)*Qg(l&w3nf+dC8y@<uS9<0A@;$N&|+|HbG53-ngXH46rm0kknEJ|
z&}s>F2pXqXha|a$mh$Y?p()G>0v=}SkP?<(*d?zH`P9uvPu(Q+joPZHIf?iql$eHT
z1#tL@Ry$FQ|MK<_hfxW7Dcl@l_$kGB;XkBwr20&FN#&hMS>ar}wBWe7WK75vS?j4v
ziizQZk^l?+5MdXH+Mv$NX~0+XBWjM*7%%8oR0B}v4$|YPY1u0vSBi9@H%jUjCItWi
zKM|8TMs0AKi9icH2w8&kh7-?zjX*MbHbo0^G#cu@UQ$SD2O%R({H7#m6~2OG0bY>-
z5ChxfN0@jt`+F`2Ul4Hy-H7VqP-t`WTfqZV8n<d(`BclpC=gj=%ylJlWh&MTf3T{3
zPu3)#5HUN_S}C#|jvER@MWsnDhFRpLzvnz)#z#K}$cZ&&>f3Ep55`JoME%4|6b9|+
zD#@%{W=)&8kbFnX(!}ECKruU~wKoh;oAfS}I?R1rD9|x9KCFpS9rRp8;rC4`PhN~X
zP^8*(QSSk~9uR0aR3<i-jtLj=PfOyVwsb$n+Fv;K(!^NHW}%c4JmR$Aygo<(w_6;1
z{^zNw!<n2x^xa6-xI~}Q<cz`I0H+x`pEhAtnB`FsfH$?<uI8{`0UweZ#RAT-f4(_^
z)%9uQws?Obj0<3GO2ofb0`bFZ?Gb+g%jW)!XOH-mkOX;p1ZqeT|AwM#7k0@bevkMc
z9r0)W{v2eLs5CO)f-P=t5c_BiOcgyB3A_d{ApFh{Hf=AIbTCK2I0xjg*CK{xS^NpT
z05F_qnmE!d;DW<{1ZvK{K<ov542-grMgs#SP`4jMO?Tn3;IG9q=#fj=-<*1wJ(Rm4
zQTzveav5Fr<Ll%%P=NyS^bAln1k>r<MJ<X@HlUBpnur{SiIRNjNeLAAUSjAwRHb}8
zNCS)5(oHZ5)x?bj^B(3(Avh=4u!VO)i;r)mdJ4_C?2VnjG;hZ=@I~yy)a;nqjWb?g
zy%dDcyknD_n7YyuU5_<XqySKx4^DwaKt|%vU{*{Rs1<$hpjQlXEGAg>jF=;guaU@>
z;9?+VPDJFqrc$g4{QhiM)1>;`ZNV1QoqI(aSKhRnQ0^@&Gv<`C>VEv$W>W+>tAp@1
z;fNt)%oOaaa_{1?DeQOOhVe9EM>zncHf)7>F}vqRurj&z?7XjFTsNZ#Y$EpMHQr?V
z1>I&~2DZ+b`}%|uYmSpt`8_13BNv;pG<W|&)`C=U;fg~Jbx0Q)*o&|INpG>i0!c!d
zaVRHFz?0*>Vvqog4ir`ZLs;stu5sBe7{=)T5mPbR{Rd{r?JI2?%Pvks_8)T5oQR6L
zQbpGtg)Rye-MzWW`pO#--S0{GBu=_Wc_h$IN%%C*IxR4Fa{Py#7Z6y@Rnw>xT>4BJ
zE8|6`WQ9K@)n>yA(a<eS1g`y>edD#X&=uwdw>brq%$@AXO}gw4(8R#UB=l(aAA1Z%
zxcn!_su%cyYBfL-^f|LSI5iDCVHPZaW)r%97eR5B_fC$J15SVBXMFE}3-_@bVTDaA
zHR`QpMm^2GAWxN8z}cubcVGVM`g*lm*qw|U3ZxZ3LRj`7^i0@q!8$XgiEq7xi4Q`|
zoA?S>!UCE2+-|7M#HZNR3%isfEFa_SW1Js5#+e}Epyj3+%-6D~=p6DI6FP@|bm6`b
zqZN(dGYUAwLA`&~3+AH_e6HK|0Y)L2MlfTunIWwk`k%9%%uX%MPNsm*sfn8)a7o?r
znE!Kqdd$ybEtr4q<Zihh<+)p*Tq*7b?UnOfr({S;_PHqe^+!9^AhX-CegIpJGokNE
z>Ev+VAa(f@4th?1#LeKxIOENsBkdo+pi>B>&a^g7uCL6@ptH;FtrN8N2=*R`@a*kM
zb3KefapEnk)`5cPAN}zexj?mh-1kBUPAviJxg|hRLnMR}3piT>D7;50peZ#S@d#<l
zva^R6yi&tI))|GHU(B$X0SX%29cF;t4||Q{z5V08lMjv4gO7X16_@JYmf7Akuz2-*
ztYj`x$!FVs@u?<N`%%z_$8OoGl^-OF>7Tm~oY13|mgI2D>3Wc)f6+|IH*G?y{j3xI
zld`1^4(Y8l;M|Bu4R+)=erUEUdB+Hbfu3RKFpZC=x?#ivl+~5jv5ziXFJkS~R|uZ~
z%mh^A=9nslqc$@|>~2x)@FmJIcLrTVB*XcPy2<PsMA-04&OA;kD`o?iP{i*WmDy=`
z&c~*w;1Ci0`$xyY=e=Y6-^cAwyL;$Ra`=Dmff2+nC{VI`FG|){oZZ5l?<oaF4gn-y
z5bwKbAFWW6l0B^x90`hwH%|1rlln6zs6;$B5laUDv<pV=o>;0J{F@{Gn~t2~7u<0(
zTdpVB@P%fdHvaXyg9|8~;$hxm!aQOJt3c5-+SCEGtvIt4F{fRk%5abE?yQ_CAR+3S
z7gEjamyVe5b2j9p^5NWa;lF>nvAiRovpe=R_-DV*)#GP<bM5x8zDq;4fWVTL^=X^$
zr0~qYe&0QzvUEtyLcNAvE`j*pKO3Bf)<7(DjD9f4S3@{7^-Te;L%}gq`a4-N_}A~U
zV|2O}5MkvVXPot@2!Hz22*dLSB2z9clP4m%@OXZ3o`L&=b1G94c%Mq#q(GA}Dl*Kv
z5o*++)+2rus!fas)Fy=Dx+&sJR8K+Z8prd_3Tq}s2oZGbW*4kFHhpo^j1>lys7N4C
z``Q{y9VG1@CMpPFpKEV;vrXBcdeXOrbtnopq+CRz6^)tk?vEOHruAHCrwBTl{a0&;
zwB2snAE4Y{YP$x71^|NA^))Jdq*^Ok91!hoYNt)IRZZsT%QSbJ;zGOBJtZcst(s_U
zX>te1QeEo}XI!so)WAXR_Iu}zUVmWybsBkUI38~FF@<*Q51A2(xEiG!mFQ61tk-0m
z;G)J@-b5)WmkSboI{FOy{y9c!F`{$P+M3#ZLUbMmFDK+J?eMFN{5WYz>l}plQ6fW@
zYimsRNmQTQDWfz@+df<f4x7k!B{fts#R7iIQPiz?+N4!G;WP%Mb_(>5+@=gvX=ic{
z)IPaEZN3;EklYixC#eg$_N}M@QpSn-CAIH)`d<JmDwWNOUDg!nEPe;hUzROafZbDS
z-;EPORgHtRyvT8MUP2+atm1X_#nsWR<SyfqQS6P%CF#|6AGi5PahnVuZF->fQdV#B
zw~osDlpcQpgPLa>ZpxoJp>X4fC*;V2dzap<QoD^REYu*C^=+tJl-qF?BIzeB(p2oO
zmnQeHDn5xPiwFZLWn3qJCDWXPk5SlzY7Gw%uqO3wN|oT;yz(w_7^T&aW{*8NyBGB-
zdkwY?IPpYn!!_B*l<~B~K@D=Qzjb=4^|$Vb^M>L8TA74s(_D*78Krs8t#M2S5vtJz
zWt>Z8O%&oOP$}3R47zBHMoC_&-i|t1Xs0NDmYeP%Kve2iu-t1ozEtk28RJX&doqw;
zpsILp`(WjbK-1~Yx_H3H&ahbyU$zhm+8A8Lt*c%GhtdI4PR#T;a`ABF4HB2Zj!Lkd
z$BwQ&JcKL8hx5!KoQJr5K$$KrB)YhE->f(yM#b8$oC*a*$V|O+aAe;X?j3h*+cqZ2
z#I|kQwr$%sC$>FtCbn(s=6iot_kI64)m43JpWS_W_gZH^pY<#pVM4z5lXd&TdK$%X
z94O3ok!$z@e<EC-48HO>-|Tvhe}AMw)>v5=3(vmIqaHk>EyFEb@b&w%28Bh2v@~6>
z1}A7Of22631<_o??MPUE`tvJFhlM$jAYE}+`+UYg(`7{t0j;e7j8G%$@!TW*lJ>nO
z6<`ANrUi&yDlmAuKj)*_c)Y?oOJ8Jteh!EZfS>SkyCv{f`HZ8V{7f68&)oxP95fj{
zsxa+^LgkBDD#<Dkx_2SIS<*xrjj|%1njK%XOG8(dji%7TgslCw#DMBkHlV<fvQpb8
zQ5|H6GwXL1HoN!{5<)!RuhHs>b?M>XhPR%g)~4ZUp+>Y@1?;%*&@kg>A8HWTNCb<S
z@Q{nrH+@dG{$`S^$nH*~zVB#1wukrKHS_D#1mmh1tu`IBYAIe@O#7D6?On`68uKGo
z=KEIBu9Y6|L>C~-hriSd)t4AP=^1{FBOO@K4j9*r(Q|KWGv{7r7)L-GI2K>kmFIsZ
zcE}xO$>sGD2bq{-yBsnYS1y&5)~9JC@Gm^mo)MAybc|>)knid0%KKc_IW)NZivr^*
z`e2|n-z;91IRsROlCF>g*w7ISq13o91*Se5CYW}Df;+6FOIEL#ww3^X(hU|KVufL*
zLP8+@p&Q(UUIZ~Pf14m<cI3BNZ9vU<xdC0FAYOc5+18g&kRKAgk@<aN*&KU{wd{WE
z@o0(_EgdRKhVZ1a=q!o+@b5~=oX}_Tq$NMQnG_8ChZsv3jDxL&*rFTEj8t@z>q!cH
z+vF(kV-XT3ItCr6`3*Pj$<B2CYp4*No0QRMZ{1`h;SH#2;d^(nC^jADWVvyfrQQA!
z{FQ2Nf+tNfA|MK5X;~yroI2hyuB(u{!K$I^EDOGbQ5T)z9pwp=CCW^YMp+Nc#fP_A
z4GX|)dc9$S4$HLZr$vnJ3LXNDp28~b_ZYcT#LRfD6^%qKR8SY$28cv<94w~vyi$zh
z6QgL64u`)p28_uwr>42F`&2|{f|;B!jJCL#o6#VX=9evA*=>h6ug!Ck1`3MXMX4a@
zp%uo&kt6#lMK^W!ieDL72_!$_4DK}=T2X~<MWKln$-zW|t})bT%xrwBRK;<7lT2iI
z1Vf<EeyLd(K~HWyfyopW5`BQZNDFQe`RR9Ozr<du4h5Sbfi<+pwZBmjcdS5b+Q)t6
zTqsjUOaLEepd?d^Q7BqG9Ykxz{L34J(0i9wdkxPPo`6XF*%aj!B0@CDw;+^C60#NU
zzJzK;Oi94SmdhN>6`<Te1Aj9e^d-r#Pk%b~L3f51Ga%`R#ikv<P+mCcYA<PqQaSOq
z5<a(v^f@PCm6Y?i-bvnP#4$8l5A3#b0B%F_`gIFK8f5i%inltWlJqk;q&eCLb8S{T
zW=O`@pJ%n1pXZiKc7cmy96V9lTa1;~PJePqIGPnfFQUnQ2qPc4!T@}n%T3qW0{tvD
z>-UMw(3bFrIQbrI)3PYpZ&;g-5mIR<7047pfycYI4kzc`M8qNmPuv`DX*&?3vqStn
z`%7{ePKMv0>1b`6Gn1Q1a&_w4#fp1CUgX&c(NKDx5l;x`B3#g7`y3skD)d_nMN>Cg
zX0s>kn~G4|wp0$e;8Zzkf~qW_DYv%zT3R|qaAk{zpwc|IlT6q>Bn!`4te6Uu@n=yi
zV0U|dG{TW`Vr3P;p(nuHsmFnd{o=)#gVjP=Sh$z}g6bc?>uF7nA;j_U!6b00f%)J?
zFZqYx7$~j=AbPdziZhB9$0NRuEZyoUO8QAWkeQjITLa}F9mg?^MqmY?_QzOkvvm;q
z!elX&n;T0Wc<1|mCF{MTppN{gvj=0Aq8th8F+LW$@}gAHo=sen!0VxvbxNPKuec4>
z=Eaf|EH0NKYp!JodPv81S+7F$5X#%@uXpP{lR!|$mW(2?Gicd_Zc<aOBgZ%kV_LUB
zTqP;38E5iQ!<@lw_&G5%helU@`x`)UTml^WcixGkhfx?EL={@(-a=5@Y6lskNBCKM
zzkZp;hLPmF8FpeXs^t)MBu}@GRN*2Ft1{HV23TAcsi2C>WH;8jKsZty8Vu~X+jZuq
zU?BcQ;araPa%n_iNX!wCQR`skAX%Rw{R%9SvKpvz_Qs?w;KCfm8klesmk04j_#UVg
za6BFCShv!3%4SAmi`Qbu;e*zMjNZF)pXDEiZTFPLG^whp(z31Xjd3m3XAgO>T@5*Z
z8fIIQ13M;#E53rB9{*T0UC_L_{LT<vF4hz-?HIqzW@{KAaD3#72!RZ&#A!y%s8T&$
zDCk<3I;Bsisz@Db-w3l*J{Xt3zz>u1pT*@qAk+p1yVH+A%NF1e7x`&NqMJ+iA0KoW
zGiK4t8)A-jp7aM1-twj5FzKpqFB!MJwR3%i=gryE+c`XNvzIOQ=~?bc7O%d&Cw%lQ
zDs0KF$QA0Mr|M+#4i&0xx1n?NDlT}FbENvVWcgyWUfe-x9>S!m0mvopz_VxE5A{@V
zSAL1MJl61u!#NZ5j-%X;_8E#!a3-m=mo*u-)_9aImI*je#+geDu5p*AJ^&FT)U@+Y
z!HTyO)mncOdV@7VO+Z@(CHaeHK^iU-izO6fkscjZ<3cSAxELo1mk4NLYl6E$MAHR!
z046v1_>g&iBdKxfOtSYpYP#+7$xHg-{O+9Hp+HV!q?k)o#F?^VT7XL=1UW)t`~v<z
z5A|pDdfCVcKU)I)#ggh~DVP5C8H|yf{8R?mN);t#qToZe!Da#9_dfbHSO6+0u-wNJ
z;+Vf8HRTA%_72}t{xZVaKBhbUbQv5RZg3c1UN-vD(K~F<BTeKDLIaR$J4kWxX37>t
z6cUi)hub5cad=6q1T88f^0%wKV}~1VSM`T_g{I=L)Ik##%-HSi*43$QcY~At+RMXX
z5ekMiN2<Mj^^SfR{Ga|%33Kp`qZJFm!{Awz_pO_bWkCf9>gQB{B*!`g;IGa(<QOAV
z$hZ%xqh_w;Tu?*X8#OgNR9he(2LC68RjVS=JVzRWJCE>W;>cLL!U-XoasRfnz8E>u
z<J%zHl>`3h>H+QFJk0mvDE&e|#rpkx?lVNrERIywbajPK;?whcW+w3A^wh0{h{O7;
zw&7hw)u>|1^LR6)%Rt{vnDl^;w4nPc8Y%Hb{&L>lO^-bMI6bH=@^0q3TgM;W3~3W`
zIrYXMQ=!%Jm%r+n2-2tS6bm2TD9|g-_%#4alcADkvL7D44}!p7@Cdn^L~U&Jfi*1>
z3gZ(pE4;G3^h5n4l~k5k+II_l-llNthD~LjX5*n#EbP1XW7OTGaWHJKSrDNxK6|<8
z_cXb=wd(|}Nx7qVr)q(>AlMD=O4_e;LjC<(7t5w;n_liolc1YE!v=RM?%>nN$d4D?
zb3_NDc06~kdfJha-mwohrr2hsi-cEZAB+1m4XukC3xW#E2mGm~78^1hjA}y?(rbWa
z9%{L%YGNbDT$8j_uqxOgrl_vC5mo+1HlE;L!j!6;wRUih<#tqBcA6Zk+)(Gv1KN{u
zL-rF$igg=O0ND6n8`Y?USySKFV(YRZ0Ue!DE4`=+pH0CV<To`PDw2ao20ejmhVmdc
z$2kGKnpCPdG7;_48|ksJ&mW%x=fzd_q3oUaJay1>8O)*kb;xwG<sw>1%%<{Xr=>xE
z1iR%y(=bu;m;OL8*41A$+=XBRQgc*{L60}6$}CJPc(Ku5_P-u0&VDV4{n`POF%sJs
zOnyNnH?UXQKX873DDL7}X$cM^iGmWlXrd1ge!AqY6Jhm`s&573OC(D#Ceipp4taTb
zv7Mub?O$r96Ol{B2utT@E4z@B|G{++n<-LT<LL8$Gre&HMqt3fjgOH8z6XEO3Xv#h
z0FDUNfwLHI47}Nc;bJ7q<kiHUwg5sCnfrx8;#U*WTJ3XouD^Dg|EfLr;Tr;&&&q&?
z625R^6;>D2d4|qc$2Iz}++tlxzS>%y2Vue2_)u5v!m^)9I{A$)rus=)C#v<<KFQ*8
z)Mq&N^m_t|U0bLa1KnRQq6e{pgJ??@@F0_R2I{fmW^kvpS8?NrFc5^G_fmmlc&Q)$
z6DDA{r{-=uSzh{j!1WN$$_V->Q+huI5pUB$&!)YueX$+^9};*yLH|znbaoYQ;0R;4
zKUJ&+c>>eVV8=w<mAYg)EA~oD9`vRaA~I#p;H#65(pp2(b)3N9Y{^<L273GO_jE3b
zVAMh||N3B`^t_B+;>ZSouJT!C7imw@Q<b<c#r5{H1LANynE(#o-~A$!_$tPnU<`bZ
z<1Ut#O#YogX%t?ac4uCX{?+&bE~l_$m^(r|BIbQ7?nE*&td39fFteq-rIrb(zvCC1
zi>o{S+}8I40zazRUYM%-ClL%<@pfRG6sK7JXi$M$aO;9yNqgd2+Z{n297i!Wtd~rH
zFS+a=n6Te`L!4jSmo7`7EF)q`%MnXwv-Rx+lU3UKgF~2y2I$S=FL<8fkj3rILTbVy
zP-w#oUCvRU67^ll<AJ=b*4<)YRAP(Xx_Rpf;Q8-3jbUA*Ip>H%RUP1bB-ivcmc7Ja
zs=n+wZs57h?&4l!45;aqu$^y=a=VlynRQdA<y{gL{)U7lIcUs~(A?ihsi7M91%BOe
zY7xmP&pG$h+^iJ*xq04T5?B7W*Bi5o)hs*?#cANDGDZwGQV1C2AJ<?6_`z0+E9|}x
zESV!=^~Sg(30SH#VBoIXDO1Wsoz{+^x@!_u7)c6+>SV09y+6XuUtdxvCTrV>^Z{7{
zH~(fx8X+750dbqKfs3|QHHCz7COqD0EA`B#BF<Q<geL0G9oMBOlErbN4z$&Hb8NbM
zB&&8q2i~FO*Z{9)=il$~?oxkzEv7;wC{cV|;N)K<A7~V8{y_o&Q`Me-P^%6Pd*O4N
zYS4`&_K?cyE=`5}zm#dM7={&amcAGQ)40*tCbv}P`~zpHj4ol*;441Ra-~C8gGl;D
zeKqN6{E~dHWqLOudUz^X28L!0j(bZvRRIRs8YWLcMWUbje%C+ict_96qi%K;QyYf1
zP(ug}e|5z%DcFXKh>aqdS<?gS{e+Wo{L2@4!GkLd(McIUjx(Q$aJES#JLg0YAXax<
zCy&V4hq<X7nscwaQUWqbiWffmy1ix-%=sYBxn~-Pyq7Z4fU;~GX}VOUJg=@V=*G$w
zqK<q%xow#iZ+L?WOCjpl(>5LFJC6xw76)@XKDq^LJLg*ptkSZ{S;qmS#WWeTHVoPf
zewPZ|<oZ`SX%c_dlmC6iKUF$P=%FeOJ4YAvIT^LUb)0UljHE@yS}wAuEIL&!(;eeS
z7HC<dDk5uD%B1cvh9e!MPn+E4Tj3M*M9+MFK&%mkaJ6(Xy^AoHNBzYBA{)JXxu02y
z%BIg-q^i1TL3cXhxpnR|f(5JniV9L?jiXg+SUrbchBx;(!r&$-EI<v7qcM1;;x6--
z9eKqk&l#%0jLMXa&U**ijs2Bxn;L`=X+4u{v~!nvQdaRB>1<oclEF%g?UniURtY{l
zYhFK0<BtN`absF(idscZb{*8`>g9n3pRix{)y{>M(Zk@hVWhH-%c3-%75j`6#j`JA
zE3BtRy-+VN$Hg<i?7&_0nxpc00EEjTLMS#&iJ2F(zzba`cw5350hIOZ1df3!i~Xo7
zzzw<G-L!@jBpR7ECOg!hd<M_OTuRvWp-4ice{~9&hh0*SS|j}J%6Rg&s-ecWg&a!Y
zYbEBxDwYh}3R(aSxHMYTeeUPCx@#u*wZFI~!v1w%%!9f=5<hP=OE7tQQp8)<ZJbv+
zZQYdRifn<BJjX)h$Mcug<eZeVGhk)!%B9b%-&JxV=F4dVm~p=dFHyvP(IU3f0C&;v
zc*udbg-Y^wQ4OgaHgGF7?%6>h?-pl)<Rz)4eiN=velMw_ZPIAH*dNB=yjVb{n}F6R
zHILcIXwDW&1zL<LyK5l_+aDL2JB`ATWA2FQ$A%SE?^P__P!dAtB*Xcu&|{B+ExcrH
zNLPl!qgF~&YGMc?%T}srPz+$(u%lKhPNV}_V(&xOEgYJbFY7+rn0LY2%pl%F%xYzA
zuXbB`cKr_{zi8r2wUpfnEiydF%OqALpP^pfh8L$6uE(07h~6(QNj$Mj#9N%B^_u)U
zBeVuq($H<yS&<v=So@_!^&<7mVs}6orafK2K>IL7Ox23Bmv>mxS8rmANb;AZr0dP2
zji8mTua8I=7YuGd#4`#m=9s*oGl!ZN2fP>LcfS>*GXE#=KhOoD5xW4=x1IAWIc=qY
z0o$nue=x8@qm%Wt?(dqOx4bmW2Ws_!tOt<$Yh2%;v^b=e*hIoQDkS*#TMMWyq%Mq~
z2Y<0chsy`qRhmtqRB;+BTl~K^Q;{xGjlt>zt0U36h#xbX-qg8<KYw_N10_o7&_gKY
z3Y?lveTveYK*l8EfB$;hK>G9;u6nU`^0u<6N@3;Sl6Z@?2Ht4;$Jz!`U71=N_=>M}
zs8sRFZ2_>iky(81jPDMV<Yo32aPp}riK!kA;AU-kA?^G_QEZNVJafB%vDXc<EuU3q
zyMR4axu|I4w}39;W>=BA7uI&+W+mE6*!jORS)>FmC$)w=L7Uk5xBrs4;v8Ck>}&yb
z-)BkOeOA@Wy8rivQvL$!>ZY-qiI1rIfFo#=;ih7BH(wrbhvqbp4vmSwXmuhxKSunR
zAXa{gJgdjQ;BYy(*;rsgUJ&d7`q5@bCy|6OA9|5*s;=w-X7bX@eE#muD8hDC>6ibp
ze6URKu!m*tpbt1&x&fr&94fA2B@il?MQq1h0IYY&6ViqSG5(o}#bdbH43|lq{AaAm
zbv9cW#=m5#8#wtsU`<f|&q%YfUjPE&OaJ9A;5D55kl$tbp6@Q@1)e`_&fNoqxt;$L
z(yZWU4?Dy&u%&Xy5}-U~`s@+dvKs6SsCm^a>m8_BL!+k4r*9q5<&!TQ*wu>Q{tiSo
z<lrHlNAwpC-uNPECZ2vZ#DB8p4c1};;TdaQ?zd1!DtNiY9K*1FIPJ*gF^qgw3XHrK
z6<U5MJv1+Wjed}BIS^ZkL@2ivaWXlKyc1345$K|~e<s5mr@|@wOj|=(wnZ)NyZPUg
zL(oNI-8uyMtdxowK=~^Wn=?_eWJgxqCZJq~)g+m55*w~I;w59z{DJIujaMz2&Z6^T
zU}60B%~Mgq=FQWb6Im}izt?{^ONf{Tu!57{4V($e=p7+jyO)8ntDTOVL(>kd*<dSC
zlul{$dXJT_rVTrL5P0_Ry9i?W)A<yIjcEa=kfOE>oKg5E+QNm7J5e+j^F6WCq&!;6
zP?_gzA8uh@#>~Z8N6V7HD;1cl@u0Q%ov+YaidYp@WFvGwapLGaqL#EGsS^N#+Whdt
z($Y3cvTeis?EqJ|nECnNY7f<MfkKuS0y+>+a=a5f9c~<+w%xQMfoJP<qv&)t&Mxx5
zREY-HOFxF6&L9La|NUxOd&u0>|E>8Esw&M=800UFV#p_^8%dcaCP2F%-F2jm<s(TP
zuE%dO2mVe17OiE!RYmUU;G}a_DEG5~t>%E!Hq*){-oWf@+9a3}+PHV_{H0pysLLd_
zJoXA(<9fEqu7NQu{l10$t1^M<Ws;?iQ0x!OfVE}WfTHThOW=2YvX3@&Jo}U?KwBYZ
zG1}4`DE<G2nIv83(}7ve$O^I2VJX-|_}~o=p^>wl6Ml69)?Ppo;2)u))0X9=6InS(
zTxMok0Id}PXdm8bsV0->;M=Rv{Flt$oTcAUl~IZI_U54$J%gtkn3Vrta#bFn?D4+2
zUUaAvxmBVrri@-GEffC04bADiz-yHSSr;#z$w`#QyE75g&Z_XG4YcemY!A?$X3}=3
zntO9vF>jgCF>3p7=H#-+fkXCa;@ZTaR!j8eP4?DyyLafdVlDP$xO^9(+axG!mfh5B
zdT(7tZL0sWb;Yo1bsk24AR<lq5&{w@Qfu(XZ8?yw*nD62Hr#Ao=TP7;7QrbsF8C}k
zk04(z$RN|!?T`NzF0cTSp;mByg!}ixej&>`yy&-n4b<Quf!3h98w{Tmp0Wj)k#KCB
z`M~Dp$GKs9PL94iOjLl{XB(Th4L<jkYuZ$j=q{npew*L;wr=R)kL{+53^x}(hjr-Y
zgUZca_w6B;=tJ+m-wm#3oKtdQft!WM=FM*%B(J_Y*^PMbpuT2v&KKP0UN_AbqL(JT
z*iH*9>@K&%QOgieANu#fgx3<8wPoFc?Wu0IAdsR$U{j~aFZO|L?V7fc4kD3(X|Kqq
z>gZG;nXWjWrjhcLn*5I8gU-G1foOX>FfMg0Ox%FL8diMIs~@p~C23~lIA$OhTa+IK
zQ%d=x$+Gb!zyhm2Yo`9XvQZATs66<Y(s>7$;+-WK%T?2yc!pQAXhVQ&QjF#T%!zS4
z<;)5hf3rRVx2=LIvR!)KD_*M4rje4IL420uzS=5WG*OE7ev$ipK^t=KaeN{R>e#e*
z`6@e(v#?c6Ia@~BsAsa4DaNo=jUQbHSRpu<+f8t-6fH)zJL>bl2Pf;d>0E(oUzi^J
zML9lyovvZG<Ie@FcC|J%jel#`wjsCOAbV(tb^d+PjrUvd(q^DW-5`N<xr|HZsyuc6
z9BnF4-Yn1PXz|=lYC^1cyoiur$4dO!M&3?r18gH|QxDK%g*1e=y8onsZ;2>$fr*ZN
z6nM?%Sag9Mri|2R)k8kfLV--$OmiRb;}>TPruG>pJrTy%axIoFcnDoYKSy8mu7Srv
z>n|cp$qjSM0Hg>mdMb!Aw}F!n>3MR%4zV6HOOVUyZcGa_gi*Er$x$A9DwcJWJ$eLz
zB57Laj#{XeSeDOB*G|zMa>1Dh{lqsp9@{>UsR;dd(BW$QuD&ciA9r-vxn&@UWxnR&
zrS59qL(t()@M9|4zW~DjP2Z535F9ye3|QlyNPP?Ru9}+=YLrg}+?d2U5>hGD>S$a7
zAsnjS&!05@LtussMmTYI>lGKg^!^q1>Et_GjM+t9;zWFb4to7}S#oUFOnkNhJ2@1_
zAxMccs;l8za;#SP@AvH312`B?JZwP^a_C`J5MAM51zEA4Lnq0zvDQ_#3Zbb7?BPNy
z)WgKz|4<Q%-7H>;;h{f#J(*NOylzj)TqxPY(UnSIpRtF#?<dG?e@^y!LzK(PPaq+x
zQxLzJY(_s+Z3ggI5D)TdCSeW;Da2>XX%~$pv9bp5u|*;_3;!Owbeo<Zdjwggg=1Q<
zLXE0bNS>TmzZX#465I7b^^B2Nwhh9uwYf^(#pb=?jjZ08(@Ci$ExpGMS*C2O#d{YZ
zH9IiZBUZjH+Cerz4fTl1<d7o}$#p3pLX}`JIPkO7z*vBEzkM_DMxD06XxH7zbR{zN
zj4_;Ji*&TWICqT-QzaQJ(|Ku%ig2U`zv<K(ca%F?w)79;&$C`kTIbxTM_{n7>|@t0
zy1^D<^fCXmp4!+FGguZtjT=m=AxY^IAmPkwizAjRnnj#&nxia5ym?-v+_<MKWcFdL
zouaLipe-j)NNg3p8tRC1zVnSRJ4`coTl<6{)zn}E@qyZ4J%$^7Q?O}G7czNa^$fOf
zVZtxG9$FGvgqg2-E$YWCa99-sg;GZdTl6R-P`*-V(=}(d*ztO6lAYn6hHpMFVL-1?
z)#-#a=NV=V3KKLw^tmWvBbHvmCf>~ByE`J6q!yql+(JBczo5vP`Gz#z!Zy4^k|nJw
zC<xp8P`z<(-mK*=$i;V=b2qs=*&qbY%jX+9t)K^tT4-f9bxLvlq@UaNeIr2ve4;d&
zUfGPmWEIR-fvb%zh-)HruNt(w*13S1o46bzQjcMli=Y&YOwp-`=5gL$zk0vq7m-3;
z_s~+lVQmn{tfm14>>DE#J3HA{H~44$*Z1ge-}3HnHdxPHlZUG`@2H#w0H%$=NZ7TX
zPY{{HR7fsTc7caHYHt<9-|}@l_yN;0x35~{iz!Im{Oxt$Vbm)gSsWwp0lD@pNW&x7
zs*q9%p?6#f6Q*OD=1}KM2TvY*uNos(M{MwKQoZy?0THHbyP;~hlt8NL>jG?(ua(iu
zCS9Fp0bZ6pSA&?Rl=vfcC@OF;d}#`weeQH$dy;0rg0d4OLOj*Rpa+~hLa9Ys=@q`5
zIx>puR+JPEU|~X}Mt?aEQMyxXhK1HOHk<tqce<|eWRoFle3*=S=zI?Zj%!l1>DBEm
zU5J#hZ7pCSd;%?t(W=>Dp771Nzsa$f^iO!wN(%ym<vu5W0up`FQM2;QO{xVU@_S3=
z2zV8hAW0x#0bg2a`?g)H^uEvGvM^OqMBOzHKfNVybN~wFT5o{)5}#wbeudL~W9m-d
zGoinUhf<=O8+q~}lp*1iZh?0SG`AXRHGWX-m@y8HhH*jGaGkfyeiHKHvj0K2F|hP`
zoxv^!`p44)i97vC|4pFJ8K0#_XK@BXT8`-G3Q(G3SW0D&k3<ZK{-OJN=!4F2d$)YK
zL;OR1enld-i-PL0?>|E>SdR49*|lu<CN6Mi=e9B5zeJhgoG29AMbw|d4F?pzTy;6D
z;gnI_NCP`@`#bzLd%f{m3?Eb|yAIad{w*r=Q?0}4RK-~b%WzQ%QbuJxtE?p+2xuS@
z_`LZE!QK4ztY1PIk(V6ShH;+8k}&@-o<j;o7Xb&J6ygu?1pTpE=z1z#I6^%CLkS58
zvIXe%gUOy3yWj;*-o`;zJqJ3}v0%?P{=c{`#E5Daf;g~ib^qef+G(824h^t?Oa1@i
zdI^%k#wCRNMLm}50>*%xIEiwv5oWHCos+D>jys7`(MRl6XCk|);?nTOz>pWN2F>z}
z5CQ1~(xT9q?^5grTg?vVQ$yozF*0MWXLe**CcEpC!2WR9$3uz^IcCOz$Rit6h;4Xf
zP#2HgP=ZRZjHLS1Q4&X1-)*+?HjPGoRH({<0ZRPFDlgx0->n5{xBF*TeN_CF_a@og
ze!tJa$S_3bP|T!-Zl1ci&j8&k4V>$$bLUnU@9ra1ot(VkL@@36-`9!e0<6%KUEMrF
z@X>P=-8}z3He|Drwftp@7496W5jmB-F{v3V_2F}rE0^OC!yV+`3}qfZh9ID{seXmp
zHy@>O&$qX{Gt^rY7#4Die7mZ4UsJpr|BaMiEL<n&?gP>S1C<fdJ828MXgn&+P-V84
zH+BzTttMs{!+goh_A`W*V9?!O<=ai>j^8fa)@cMBu-3`ZHt{OZ`{^&FMLfI(FH_jw
zvU7}bwc`!3yxYT}j6DDoTra}aEkIHS8_C0>mYGu|$ZyIrbcnr#^x3oqAHKMk-K-JO
zl1rY1P;wG4)8U-&=Lnw?LS=yKeZjs7=L!}WptW;?#Pf0b{O|G_dG-@|`9ZBcXYrf{
z<nDNex6a|ojbx2vTWjF)=w0VUS>DbIBx39?@1Ok|D<4N->)J4rGzEc@@ClBg2Q{j1
z6MWLXwv3UXB#U&q@bPb!mh`>wv%=*|Sc;z}?Kscypq%F&?Y|Tlb$R*Zu;rhmG<2|d
zW;RRiMsD3m&Em=b;m3_Qpn79Xs~<y(#q8!UL5c-Az5k+$R$O;nr(_?!<8DRs#)|Vw
zewjDwfg3=2==f4etY*O#PDWtC&yatQntlZ*?n^*G$rT&gVn1q0a5TzW7x{bPZR>-(
z9}d>->y70qFq1ouQfLa3+!>_LSqUEJowpl~;uP;{L?gp%LnY-<uEcioGbG#8t#jey
zL@J(^B}PNmoLz3y7R%$d1jYs7E%lYbu^YUsY{KFqs0gP5%|&zIk;vjlXmXkDch>@|
z43lG|KeMvg$6&u5L26Kvxp1N^A}uZiT9Paq?jxYuZ9?o}pMCs{+$gHDTS*h`7AcNo
zb$nIp7d&LA5BEhSOUGF9>O*Ws&1HZ`5K92I0xnm>=vnIeuItozCWW8<5q>NH9-`dw
zAC>|p-m)V^NV;`C#Q`V^wFxrp>7!V`$1xX^AlC(akv<}PLc()ON5zIdZt<(VEEHXw
z@o&kaAdX$uK1eS3D#b;sIYl4H9MVsQw*>oh6X(^qI#9#;0jc`*a1w23o&zjh*U+@x
zat|bb*H3r&YyriI2&#Xr|1S1ZqLi)PN@4RDl!Sp>`+)mTPTY!0$Nh1GNeU$y1&ace
z1B=^}6a;GhA^LySf+KT}R~sM(E*5cIz%g*C0|d*qgDA0{M+dK5X0M50rpAu`Im-8w
zh5VE>*RxAvK<cVe>d-=4&?8G1AwJZ8%WA(<m+zPsa#iDr`9(sR7by<&y>S<dL*&J|
z$=-1`f7=;VXnsihoauf+3#@cQ*M;?i5A7m;lEF@9S<jt_v0(4;mMkEJF!^4_BkM&R
zCM-|H9e<AW51hvlA>6{uodW!@z(_eyw}9redqn@d!yU`iW(x^{-&<R+Rw<W1=MR)X
z%h7PCcwmubtNytlsGnluoCxw|kLDs_)Zr>8u=8U*0oN9j29UF9OgiHURAQM1sqZBa
zN|JY9VRlOEFNq74eq8PHfedIH;JU?g!c|~rvT4md!>99gg$pwN(mj1n0t#<ky?)5d
zQ56ORG4Q{A&`Rr`RLAwV*}b<l)+M1{ly8nG4DanQ#v-uurQv6Xt9-$Y-^T~}Ai1sw
zNTm7V!R~!M!%yxq=2I!a_{Wv-@uY8et#gi^UIXYr4?B?X!Rd2ry5Kr>9=L3^;rB#0
zEO#Jbv(ufOCgFTl^5o0N7<VRB7vV>B!kbvefK`3c&6$`0HW0<cce_;mJpg7k6sQ+B
z$v`o&5-_Uf5t$pC73<i9SU)^xWL|dCk%s}xCd^+sU{qH(Y2sDKG}$7^kaMS>|CvS-
zpl^$fGK8PoM=5Rb=uDXMyVzJQFdM$2S-^4#8$k+xVYT)KBpf9%0Ke?Kp|9ti?TMu6
zNx*ls0u9Hk=;!~K#4EY?Y<gM|)QJzSq3lhfi~tR}AVE=fEQzW4-wY*HAOgYUJQJxf
z(1%SjO!tkODt<ZKEa$)N!G7q!7NUD!i6YvlH`*))8EJOL=2z=q|Av;`uU{y7cN7PK
z|B!qp*VGXh80oh&5|>EI#f=$|#Sq_*E+ExSO5>D1Q2wG9l8E$T5&kL9o_tpEKG!TR
z*tGq97fQXK+=*t8I)T!3?lSLypBbxRm-#s<g^aR^`1U2jc&1HW9=0Ym+XJ3vz;ZQH
z77BS!p`*K#T2U27x+Ez~6=<f(BWzE0-kf-NovdoEsqQ3fH^gGAlspHmv?gW+3&klU
zN~44u43=6mFhrV0eqm9FE1iOgiErKle1~G|(wFo@@Ejc6zx{cxgrV*z`&jz*Q)g1C
zYMbNw&@@IF=nT{O7net5db<e~Vuk%txY1CQC`;%?NJ*12mOe?Ud_+D17>QKMl(*tT
zU2os+OD9Bn`(wu1fT^09l5go<l}SeyhJ9so)WfOj2sUbyQ(%|vkbhrwo}eJ-{5LxZ
zIGB__kUxag?xK7$ty(?3LP~j+E^-MNXP=&mVoZ27BBogvG?<r#5=^Iu9rrBW&XW^L
zt6i(*^o{&Bw+vBh)a+{TLJ;EPn?nq%+Q&C^=Kwt4g4iD(z~4#LA{ZR`I*-eyVVaa0
zw8Lkb#&`w9U#nl3CW*|NoFG5R*R>EPIbDT;qD%tX7lAZF3Ad1PQB)gW=rTF%+UA#j
zOD6(@U=bIGlhX~cvbhKn+ys3g-O0k9Z8(xqHY+*WJP&i2<XJr9#M^aU0EgZ(pP--F
z{*wT~+XXz9v3lLiht~70O#}xyif$rW&Agx}>378HVPM<Q+6`ta2>cf7zaLhK`7_>n
z!l4%jHT#cfeicuQ2h6f|P_zElb51nOs2ecy7#z(Ccn`PWKznv-q38J#*h9Z2uljjH
zP;-1YL}yB;YWtb`e9Kx3L3!ZK7>zud@bhM7jEfDNKtu1k`B@EQkF<IbQ0@v3D40nT
z^uOndaJp>PVw^7j_H1IZ#2rW$95t^Sw12Yc&EujH<h2KK=~?7|NcH2bll*ezg>czO
zs-xo)kz1)^gZRwZ+q>W?m5X8;(~Z%CK-sSHMt2X%oY9R!#f6M@GsW<+S#fE>tLmab
z{c-oYrw?D4TeViOleS2bL%CT@+>dLDw7kh0g^Xne6@u%DJIe&H1Q%zLy&OT=nc`lp
zJhu!Mj(pU^2-2OVCxRSgVXk;8p*PK4)*|)g%T;t7nv?6=uqQTk#dUNs_!MrKKKdzG
zYFIaAVbPLh(fZD$L(AKef=ykJ7W|F;T;>FTZJ7D`d;5J68zmww|1}k8yvPg%LZH)O
zmYu-R`tw7FQya1xO-T~~$wB+*<8GmrA~r_{CiMyd8aQQQ+r=YY%bw_s(Dp&Lg<e9C
zG(yE%c7_AwAb?>N>9^Ml1xFaP)h?_OVYWSZl+{`*Bc<hQ3FhA}<9<~2%%4?uc85Jf
z%FO%I#@>I#p1<(aesKWfDVt0|d#{7>8C?&%yrpXx80v_nqjySX#5;`m<S&zkN*n7t
znx1ur(Y2Bvstr`<$vB%fr$cX8UrxTuCJX}-bGkiH7>qou6rlEOaUJvuo7mN@B@}Wm
ze2CaP_L+VV+e%BN6_f6#IdKBp;vw6=G5VP86K6g!vv`)67Ov+vUW=prO#C?)sw4I7
z%G%DkOjuQ0mWv{^{{DZC=h5q{BrXMfU|#m=6u-QWE{Ob|yBSc7O;`zUew)R(pP&P&
zZLU;yg!B<b4kpl`;w!fOsHgkk9phrVTzU4G*Mc|9&BnyJlo2p-nstf^TjbB|;KZd4
z+Y<7_wj4Xr(f`?#2w&Y}&sqX8QAQImVc!fity0QpH{fClB=Di>@0uK|eDR+_&0D&0
zQ06m<N<xS@?xlLJ_LqZs+Ru}VC=e&6KeUo-^LQT~5Qc*Aj~?J6GDaFQ!?pE)iV7j&
z&x6hq8U0ozFG9eYff-}<V9n(T-;>Q_l*f2aTKTtdlXww3RI)DIGUyop&40xhNHEZd
zg&@;CAu96zF|$Cn^DMB4W5{2)YVe&IPJKYgeNqInvl|d}Yu;j8>D8XPI!qO30zZtJ
z4MzJF92@9B%Yd{=Fw{WXIw2DX#nQ?ocQoP)zAC9fWSYkEG>Or=pw2zOtL~9!+1YNv
z{)Bpvrv4S0;U~g-1JCje1SJiJTVV&E`ehx<{=}eb+Co_C<>*>dh|4ST=Hb=b`pj3@
z%@;j`J#~$WIIJiyIjvnQr9elUx1fV(2*S>uIUz?&zS@6bJ)jid3V8!Dn~_;}rwsjL
zF&zt&`ZUBW%1-ZEy_)aS2@8n%9!CdSVTlrD+;AIBgDf1yl=L|4qS|Sd<lSR2nL*~*
zD&Qy?4^Ux#Nb0AT=pi|mwoEK=UlmqV2-GTLFE%&xGy|nXD&-R`q{Dh|G2-SFJX@mb
zNpYftNjo0q&y=`>r~#@y;b%AqKZEVR%bMlMXgUBLx&oY6NnvJob9^FC0CRVe|0#T3
zMQJY>Q4#2jFYPxXdQl3M@aqGXXS<Nj`OX|Qi=cbhvYR$f<0!huS0w?)P5g`LE7g!h
z-E#<x2qWzVG!%S_;GgdNoPip2Stb%Bn->8bQF({uMo6w+i362UJN_XVnIpxef9@Su
zjE*2d6-*ygxlyRhQ+Zc@)}WxWAz@-9H}Q{)X{n0~v?_(|5RGCs?N^U|QTT1%U+`&-
zrs(SEvNIO6+Y>s#H!PF_a0;pdMwl)rnlq<g3gZ|jQ8qcPqd$E;lp`Yq+3!qcRV7qX
zi70aa<Tnf~86tWRsJ$1~KU&D@21$fEs&$yq633V&4TV3gi;1TLsTqT415RbcOr@sj
z%Ft4SgxvLIZYN1!0-1vsuKHJTQHAp70i|vY8EpuNKL`~Az<!e$_|KiuAM~!`y1<Dl
zQhHDZS-FuW3=Eq0_qtbhgB?lc`nO15tzX57@SH;1MqBBUruH?&8EGJ@(q9~B7R6lK
z#ZA9Gt(Usknputt=~p{Z(phjazN#;lZ@Rqr8T;vjizQ$rEQ#6DuMTBpAAz%3T%Fl)
zbV%6-asE-%^Evn){n_8gEHhSioWvNqH+b?VX+G{g7Tq=_D?P}yBaRyLEuj=8pH{ce
zyhXH@%_OJN7cGEUE8k&Su=f|PWZj#jQB~NeHE=X;E7`Jl3|ye^3<*Cuw^F<P+Il)o
z+wb04n6t3IJG?(G+F$5?bF?2q1No=nWVTG3oqNo47m$D-D{Qq<su7G-Ti3n0xd>)3
z(Mk$zYMhQ4%Y@*|+H+v=_Ogf&%jXLhx*yPfshA;3Q0iduT9Q59Hsk!Qf>cR4N`VV3
z)vp+@TwQ1~AJ>~WI^!Ly)@LGeoq;Z0FqzQU2K&<XYW#$|hg{M+Rcll2i-1JqY+tpP
zw2qm)Km(kvKD9X_KgXy=#I49ZFx@=yZe2Nv@gh&#`#CBQ-#@^L7G!Qm9GMQ$(uKjs
zHrUcj4>weE-wnQZT+iPou}K<Nq`KNnfP6Udhz@BNaDyJ+3(nPhiI0bm*ZW>2|GKy?
zq06BZ&7jS0=<T{>uLGfdw*|6Ghv@0WVHdEXx4s_Mw&jsmXlEBd30WOB8`=$C=q|xM
zl<Nf(jD!A!4hhD|rw1d<*2+&g5e=p<==aS@i`b&9P5~qQmnd-2G=P7$iUChywhSZR
zIau%nnF%rWakm?MK#Q>Jzk@eya9n`-=DdZP93h>1RItw_kuuBwo#i;hY9M$OFT~z7
zzo5bL0~6xUOR6FMMP``b(y5O{bVw};Z3>v72_8Dcv8+e*@VtHy1@ZWvdvXaQLR=|w
z518Oqe)s?1VMrJ;d3L%S!+p@qApaY}tnh_4nicn$2-b!dVqlcNIKz}r0DVN#Hb5Tw
z@n`sOG^wviXLLwqsUq&!c^AU@*Da8S9Suy*g2^F%$_gd$ESW8qzW+YO9+WyEa;lpY
zzfRk4MD5f}qEH6V2HY2BL~y`!@o(!1{^Z{rFq#m=T)gPvs*Ofb)tw0|1QVApfvN%N
z+o_Yph=(m30RD~B7D*Fm%b#|>5GR%<%BZbYFGOejQw!5csIuWj@tSQ96%z`&e!w9(
zyxzRiaJGN+-4od5!+m63dlPAPpi}+Gq1#f2HOC~;vI@`z2<Ov(qaIojl4fajKnVWc
zw%X<kd%85epZfTgT#H}sK@xs%)e~RlEk(91FTKA?Q}FA{TU5{u?bZ`%Z|UvT>JQF&
ze$Odihvp4QOX%(kX0`!*PF<pqvbieY(0fdeMiAG%K2}KYNcud9QC>U$fQCYYsTH?o
zIh;hef6}V{rwI-laL&|_1coEX)cK<Rp>ezPy3B$RcqfkLb3ht#boXG2Vw?uS(mGI@
zbk>#Z{yucwu-dLnS?@X2eMg7uJ<<uBv)WeneU32S_JH!Q3_OgQjeSrPt&pn$>%(oj
zzI*+SSfS7P&YON-d!8xqS?|oM5Gnp%5!+39)RbXDk$jZdaNByWDFi7%`?>IhugB%O
zVNrsagoT72qgnVZJ2j%|S&&_T{}$BN^QF)BQxj$hkb$dr*Y*4IhAmA&2O_U)dVWNu
z^C*SU^>ORZq@LE?@Cz-DRncIiuK8V&S+{&Gd#<@Zbq4S5#9_8?<??;fW_;wDj_2F2
zPrd7WzH!&w+Bcpv6Y2Mw?XKU+*?XRSz7Llp<h^Qq(@i^<=zVOuTz|e3E<4Ti=8Ju9
zIZ|_v%lBAeYXXnlhpnkhr@wM&$r;yBurx#8#*lg_a4OgDsx=z}r17CbL>qlp+q&;x
zoXywVk6MFwe05Kk$<Ld3O_~lxoROXMt6PSt%S{+^3-s}=!lutHiEw+5R&{!OJfGMg
z^{e`+ZqbJ;iWi&ESu`Hl6Xqs19yL(%<^(lVOFuHAE?+HpIa<)SUIFjjzCjbNa%<q=
z%m*CrYoJ_l$d~Tzd)H_XrEPXdw_OZ}<>=gvV6AVfYyDx1A2c0-No(s|SGq5UA>cI(
zkXO|90{m<)DyxUvvYtbJ_|)9_N%Qv2o9x4aiI-8O#csOw0>p#t^{KGdjD>~!iSH&S
zOSvA|<CZyRKT>QX;=mD!tq|A5PtozOWrOn2w4*r>Mh3JwuIKQ_u!o+j+sT<XF5!*^
zB*&fLghZYw0$_LB-r-Wb+JX*GB=hOsH6c)%?8BP-h}9LXhLdIxt&K=Qt?~oS<80fm
zvn%}}p)N8bzUuLQb8J*g>s^*fg*wjR7uC3`3Uxi`j3V3k^t*(6y=pH`Zj|Qk`$?T}
z-g_|Ab!l_P;x~QmP@g*m3>sIJn){S{oaiHJ3{%xu(KY7e>D|Vgk*`P%n${(EI=Qh7
zGZBhZ;G%h>(dndy$)`x7Qw11x`j`~Ov2*Z&Kx<z*hno*}DvRdlWWO5tL^vtH+jF<s
z*9@9!b=m}n7&ydze?_WA*A|vzMAyDy9bomqpHz}>SRtD5*VfK~O>`i*qorlEY29^d
zBT?R!MUhEv9ERfmqodI$xkdfq^iwXHXyk=xc^nEbif<M%I;3i)drtj7d-z0lf#~_e
zra(NT)ZyJOF0?qX1k+z&HuX+W0;o|EZEIDirb4z(*+NO4eAzock6K6K0#Uo~-?SaN
z=Ps881QHKq``O;jJv_qijR|yC6q&Gp!D&x_?oeMu2O=&B8urw#=eTn~yM8xdXgg0c
z=mLs@<N#&OhdWXTCbBJomVN7}Kh}XdE4WEG=FU7PtOnqnp{M&Z4uGS6eYzK<XxDFG
z(pk7VGwZsuCi&7lJuLm`#!Nr+LgCelb{yf#NDXN(0y1cgqD|mm{{AYYkfU5kq}{{F
z9W|!TS``uln}8rF^g?|IUXh{^6Ys;Js^+uQ7O@Ep{tJzgJ=gvfgkV!X?S<6ka(NDc
zpPIs>URwgPA^LZ^30A&q*i&Vl;T$CCmVUEBc{{Ku`e`WXhZ^(nJ7J;t>i;BdBTO#`
z+^~IMm1|kqe>N1+aM1$2c-5Qx?og~$w%@P{R_q-IMh(F%g%Aq2aXC(;1mR{sO#&F2
zRBKi<^7)k--oT3KarY~Tnx%led(L|f*N2JM$0oo#uiLP$n!V(6$*B4^gIx~+!ld6u
zKW&Uz$Z{K-NW-*b=T4udcXjRm#Too^2LvOzbPfuv1ateSLAl1po_me{@a*B}Jm;Z*
z?fU<(CrW)J!^6{J;3ix#yx&i&!*T>14Zv)*W(N6~RQ+TqO>yqt7vf}?q<d7Cz!iS&
z?VFggW;d=Lgg+?J(rnRt#(ArOko~EfC>|==2ZLXVep54S(VQ%r!W!L6hi1UwEj~u?
zO9WPQkX!rhHXqz7t3;tS%79;rkBTtDASV@uql#2U!LG<<j3u<@qWE*&wh{>VtjTY)
zQ2+e-USA44N|FWA<enJu=c0r@G7$2E9qD$QgV1oYiGV+y5~TPBKfsw>b1CjHNWjn;
z%1X6;fu?N=!qRhI96Ul$k(_|fGa(1(Chw=?-8qi;N1ERMOtyGlKDR#u<1>Paav(-n
zr!d3*b+aFN{yEt*;DAZUi786SfjexXo|jGPov;^sTqkKS&`}+~M1vpBt2DOzJXy%~
zaVsXp04nTgRG|~!=el;>_-k8=%U)I8;k|2#)ay?luG)(MZk$Nv>GJn4vk#|5N4@=E
ze(J(OccS)22W9*^%@xmal-B1fxLmaRz~&-)(9#l277cmyn^{P?;JeP};leJ`#qbK-
zB;Mah@Iy|HjlZk7eiRH_Ike&D-WYYA&;))MUSfwvT-0HoPvyYN8>^d*nj2PVVp@@o
ze<hVkRn<f%tuChLLZpPEw`^m7Z<D+z)q=d8+L!gs0r0$M1<QYDsEw`9pO2;)u%D2y
z2gp!Q0w<EhT96jrB6)!=Lx*&@?uH1s4q3dw#g0eJyc@Y2ubtjKTAc(#?uyBU`NJsE
z1M=RA%xO6KxwJ!=QoA6%j@3(jyFL|a^V+>u=vY{FbE{yW6R3M24JUU$3J_vO;kS+z
z9)5@WvKIA+;{fIC?%JG*2r%Hp>c^ZY{K^0KXtE-;QEjvp`Y-yDFX&4Jwe?Mnrx=8z
z0V~_%=@xn)b%WY1Pz0Qc+S-($ra=Q4Rt9&V7oYN`GHw3R)>Z0EQzjm>w8xqT1%Xc7
z6TP1kW}4{w(NTYw^~N^Qg@4171!oX0BJxi%&dY$p3I`4Xj<)fFEVGH08ZHY@=F<{d
zXg!L|{o>D-BPm27>`j);eOhvp0C;D&qE_J_)qY#G<yXBbzLppDk?o??58&tRw?9n5
z&!!az6)vL}Kj!COsC~UV@Fq<IfTy{&EdmNECDbY)2`Sl|FV1-z`rV6PU*`fC#YBJ4
zD}_8%A+7w4FJc&G?1?q#v$Cs<1B8i7jW};7Uj7c6I(c(m%^%vM7wAKvOU^eC+Rson
z0rm&*y)S4zJXCN+kxwx<S)+vc3Xj}_7uwe^oqi#t9E`F!<Q8EL(gz`47;HgKhCb{`
z;f68&NWZbQF?~I_B*74TCWx+@v~xxE9!S}vpSS!UrRFbgo><jktv)%t0kzEsNTf9J
zpWsI&@wh{P=!Cc7>$p}8$!!v!Mh8~d(~9G^(kTS~m3~0*tv<uwRQSK(LNLGHE=S6e
z34(|;$#kMQ7z-kRj*0MD@m&<vhPO}g(W9CQoe?jOR0t;N*qEsDKd;&9g6#iu7JMlJ
z?}(+p(;H%EwV?x1pV#x>ALVnX*w(ECpPZcR4}CFa!DC;)$84?Lg8(4sgn_m@`{Gei
z0R4-lQuG`G*0Qi$lZ$aBPMK8pATV*b6!(>38V7nO7{+x)4(m36>;v~(vKKZ3OyTLk
z_s#6c*yDbIJ+;wul<5M5;?cch76i0`p5pfKbNFz(#t+wk4`@|SAHAfyZXE3=juGdW
z*~5Cdg|<jX^KK)^V8fpje1_(<dka-g9BRsc$SV@>g73(OHYc#yL(Xx<*R1<EJ$Uyh
zT|!;JyU~DK;FsG6jmTGTJ_b-9YiFQe9Emquv}w$6IX^7)?N7a;ed@-GlS|c^sg<sa
zN;sOUD(2$PPSgwubR38Zr>bPI1X+NBC~u(6)O0$r=HrRA_jG*Lp;Y&bL=#myGYJt!
zzw*!w>Pk8jD$3H>6pS#3V~1HqM55?(7>uxQ_L$;>-g@O)P%f)SP$`5f_J1@rf`}io
z%JysN@d6VGzPOspQGoXzuDd@7RbrH4t?x5kGv#J)Juub3-N8+2eA`IY@m@f(ID*|R
zOjL&n>ifa(;wt}IIxzDGq@>l@_cVc!+Lkk`4FN=Pg*ugBQ!0o{#B{Q9&;~YZU7!+|
z0MBViXi3l^9%UB;$(gBK3q*fU$3qQN7>;-3%6qukjV7a<fkQ%Ff{qQ__>+q}jujo~
zPJ*XsF#)$PrE+>?Ap2#}WB49$&cB@)=ri5&#dc5#gPAxW_xKRk2JWN?pn6osMAFqK
z-S-d<y~(w1fiamyS^YA8EqX|q4zs)+_63leAM6}h(Sj1L?#v<??teF&^jV=h+~5&=
zBvM!9P;|rcThP48-^Y+~;w+v6(b`}OZMj6q$;pgUmR4_ICrIrjQQ?aJW|VbH8*WgF
z9i)&3WQh{lN>hz9&*n>%X#|8)ozUnie93ZEMf5Aht3~G$Kk(OhFk{-X(sM~*vUJHB
z6#e7R5IG-3hy$kNh!~WPUEnS{#ZFU_G+}na5#yVWh5;Ay;XS5tk#9wj&iH{%(nZq`
z;`F~an{p<HXEJQ&!Y+3}ESEd=zC0b<yfzs7sd~G<qh4TC{<R7OKsD4vlt5$f0BgI!
zCb>GL`0z9?h~irlea<uTpOeZM&!dCsQB}lLzZQ+H!1X?ijnHE_qG+sYnc(CN$=U3G
zJ6wDbf73QUa#cmH7WTDy+|`hfbA3_!b?L;K@Hrm)RMd>(gN3V*!$DF7Sx-sAH`HV<
zG%;DNYOS{5Kjt3%Q<Jj&)ZV=zvGduL%tTsVZk1~VU%t;HYxS)KIZkNli9P2iuSGLB
zhHcfg=dtn8s8u_g<F*PI)IwlUbkUjU)VTcY|LQUJdi#UBUPt$T7<<dGxPoR~bZ~cf
zcOBe<ySuwHxCaUD7TgI02ol`gJxCxpgF|q4OSqG7@3YT2_s4zipW$J8Rjpd9yQklJ
zySl2lzV1B;8m{ze(zg9N^|;}hF2{79?F;|B)gA-2xoz`x7w&!jR>PZ}LXw%Z#Ak6-
z>o@X5IS8pqesl1&T^Nv<Hq=vxHkczwhS|l@$Ec7JnexuCailmn{hS(BYs|uQ6z@^0
z&w)5iS|BD?nVu5HzAHEn)fQ5K{!~m$hA)dXemu*h%b7DbLP<M2Oa^>bQBY)^@=nnR
z<B0bojeT*qdc1p5&yU<sOEv1_d>ou<R{?5%hnym#NBr^Q%gW1snupOPA;~L`v$!>M
zae|BhQ@aQ5q3Bfj<(~t!W=0-a`Mzi4#KXFr9k;_jFsq>lGtU$lNyLR1qP)!3k>l@-
zbWVJvB`05s>Icwa3$Y>$a-w5?wq~JXJX6p;zO2Gbdev2VZaAg~%sh7Ldejwu@KS#4
z<Xi5MCF>8Y(^I^-ZyJj`Hm#fTuG9N%T9*kvJ!#^{E)D1rTJAAT3+RD}5XhR=O?%fZ
zLz=VJPa{*7PdztI(K?n%=pOwo_U}iHAN{p1?rl4Ibidm=8nCDlnz_z+*KPgi2{QVR
za9_cpsou9ueYV4{%?h@JZrO}qf-CT$9{LJ(iX#n%GiE&+Muedz1yu+78M#(1r3dYe
zoQPdQdW#LrI%6P(MRywuX&>*}PAi?0q{Y<Ey&t>dXC2I+bt*-4m6$)X#M3k#e*d8R
z?LnWd@`LDm{qX{`W<k}9e#Qwz*Gqe+09Qcm3q<zwV(QD@$$w;%bt=UnvdLBdk(F2~
zg*RZSln{MCI@GpZKKTB>zlb?>f++uA|JSl5Ow~^7gjXw|HR@`H8ygYknB-N#8>A6i
z*ObCPze%NY1G)6j8tHk*4HeKlK3TZ=IM)(etALVQQi=Cp{@ogs%v&k3qzFnr{eRus
zZCBa$=l`hAcSZOX9b-Pt7f?&QAGbiM2azB_p=r{C7*{Kg=JBl*zN3MYE5PP|H!Jq+
z+Y$1Hsiu40)z<y@B^{gs|K}xn|8>v*rJ&>AoB1F0t_1Wh*8hh-R|2_z1{tRi?<*>x
z-JJiI^(>IbW~!9vH6hLUpoiw614^!<;~hVbOj)h+T%^?d2H#<*8NO~xnA0Ql|GT+h
zBxUvg5H|R~RR4cAZv5Yp|7{fHeLF&o+JG442+_L?c~_9$S~r0h#RoC!znfnM$In_I
z{ox3CB1q>i5y;xsP0NIfRO%6%iShfKCZ>J(?r!kZrQH%TeOP!Hpec9Uq<D4jS#KoQ
zx5d7eKh-!${g|Sl7;N`$3aVqt=xBW0^G+9Ren`7M&)q!J??lHt(Ld}-|KiwH25}_T
zZI7%k@9wteT^ag%2N;5%@1@TF)LG1;aFqD=T~#W)a@nZVoBqw^X?SKKF61Rnv}hyh
zlk<JGB~|Y#)3aO}dOVZlj#upXVzR0n4f)8g%%RK!I{&P73bTTIY&r$_oO908PIs0z
z&z$x+Cf1Xe3hM>_e$W(~Wlwl-P@RAAWMiAyDI@li0DbwFD;Uo1Pdnbo<#!406QAht
z`q+ojOXh)@IrmSOAG1)pzj#aWm_7Nci~R|~ugmCzB6$;Xma#kGYIAJ=)Q973G~ji9
zJlssyY?akV%TNpn=^Y$%)3+D*IgAL7+PKE;IUc4_WfwZfS`$9yM$yLNwwpedz2W`a
z@ECj^P|EpY{gd{UJa({mz9kqR$M9Tn@;GAwDY6DvZ98*AZ#^VwjZ2g0Ok+i2+2y4D
z!-1&RK--bflj{Drs4p25_kR@s@CLgcpxummulwSh_oemj)ciK@0;A1hws4cm07XBq
z6_Cp(F}DZOMY`i&QSTUJk^d_r0n!Yk+7UE`QHy=uyG02iHsgoAZG>wO`TM~sN4Dgn
z%M0z>q&?}L-Ww#fc+)XHJ9}5@Jws`%rB=!tHL<<WBT8YC*)Yz<0Uq$9kSP{UwzU>N
z3u}x5Wm3t;=Yi|ZvGbpdNPmptB)(s!F>kkp;Bbcp{OHHz;}uGo7ZEY&Zrzo6S##?a
ziIUu>+mJe3AN;k4Q{_VEK<(o7S#1{isbJ~yVSD~?^suBZV9a;Ycj9p5z{j^ZP4aYF
zSdK+jPr>Y&eTjcrd}4wU<g-S`gEK~TNMBPx?w<*_W3%=<F9e<+=klR0b#&{1rWv>I
z2*8P2+^$kH5-=U}8o31n8&fC|A@HZK@Ugm2w#3wV(%BBBhms-#9ijWwu8aeXYN&mS
z%o5CEbhM=kd)x-DBML<eM;0ABc*jZn65iy72)iuFQO=kIIFTF-nMOR{v2qFY@$m3}
z5_$@GH$nfdU(GH@tXaMX1XPj#^?cl$Q)nG`icvUs>kX78;o<kFb*fpJ;NWE%;6|3!
zmi>9FuaTF>0n`7+xN?fM>oUODl^%Lu6emV~8~GMV7vOf@Ew&;2cV*?3cKOGu0TwQV
zM8nq~<GQ_F-<)s9$xpENRV#UFoZnNG#Aup_)LQq=R5~?s^!deDeXOr#^~H!yASVLr
zkHIA>PG(g1HiqSR-Zq^=4yYzn&9tF9w!{KA7~wR{_^W%WK8FIA&N6Yii0Osuv6Nf=
ztxcbXm;jZq#@?RBhRTYQlk<4n_~*}(G-H8Ne!q?;Igy3hg^6Q<MRUiAFHUCtY=c{{
zlw^sBMI8(t2xNZY*VD0(VDg0YF3ns%)*{7uThB?A=Ajb?NEu5*X2?b}Bo7-EE4At=
z@#wp1(;Uc$n1(RWV|N>;7)_ZkhcK_`XZ-Fy0g=fF>9dtm+R@SE@gYZfZ5yKah|%+t
z@T31m3Li48x_wDat%luajvb5HL*1SPvsjTR_~UY#!Lg@wSjxg;MP9^!WXGp2%KaAs
zOAl_v`Q6*Bp&^dK0*BCt0~f%@`4mE*rRDARPtCH(O@~9~oEJW0;YC|YZ4_PWr{xq<
zAUc>-PtBmd$Q~6#0nNM;P)l+(!xE#FXF7+gnBXqd!vG{FlQ-t@Zskk#R3MLCx=LC&
zG!dE-0b9~w4-+5uoQVx<jQRG}hlEVtn>CS$Njr-7j|hj?U43zh*)3qX#*qytR_)HI
zu%ognfd}Pld}&vSv%7#)ZY8sg&9Ec37(<OOgDSaOk2lC!jcPYme1_p_n_*9RNbkvi
zKD`G&Y_<rdSgk_;xiHi4B^6F0^A#zRP`gN={^$_J?OzY&*FEGOW-p;c4IheL<d<(2
z-1Obdpd$4GL>!?m^w3JTu()BZt7BVhm@|R68+cRn#NmDYsr_s_97`He;LYA`TAz(3
zCV`S!2$BM+Z4bk>nvYQylSo43YZ2OyQ%hJZE}l;B*m7DwC^yX^#9}lfeQJ9U_ZXsF
z0ws0@oX-;$d|MM@F}z~A6lN%^`b58k_7I`Ox&gXn(H1MIbQg`ZET%$0=y*gv&2_JT
zD!={=A~j7+I!BekFKOS}am3x@puGj(+3fJA6M+~=U^%6LW{7Ya=FWIKaSaEU5e#xn
zJsSv7n`D({^&Z6}k{V7DYB2z!XkZ)fZo~nHaqTIaFbg9iD>#z~rD)yavqGuJ%Mc|n
zp+V+UOE$G{mVbl&QGqZh8b1mRVv=bpZA6DzCkTve>H3dg{@4y+E*m-}8^laWTH{;B
zEN6Fkqz6y>O<}^ZlHY({ea~LkzEU%x3fxrXM2@pc3u1w}7@a2#Wu;C5pSo_c&vj9(
zVo)qvu@2@xOn$VpM4c0>+E%umv3{_Fw&Sv^r_P@cIaEI2+zNFIo8B3jvF2h)pc%zP
zTHn>Ni0QBOY7SFlk{G5hMF5v`E&t}Er@ml^?3?n##I&n9eHfM<k(LhZt#qDMmX458
zp@pTV{$g@6)_w48l+toBMAM-aScZ=cP9?%$$YcnEoA$#@CnuEVsfgCfso{bnl3thI
zm~fu5vBgZ0kY<mLnQ%d+=8CB}eAoPvWd;bJq$(3p;EyIq$8qY-)f~Z3m(nKGg{9VP
zA3=e_(u$x&k{%BBEwZgG8@@xd#3!bvR92Q+w;(RA+hRp5_G3>gKas9hm3~l`vL>dU
z$IOY+|6t%MjAyAgcmb(AI~cJb$w%9!<!5uQogEd!7tZ^rWdWOl1sMrM5_cL!Q`SCZ
zR9t94=5~2lFmXOEMJJAG{qqT%9A*Kb1g#s&n=@og+5E=Dn0BpGpy=sg${@lV)-;F@
z_(c`NyBZJv5?&DnNx)zy7!w-QL>VKk0cDwGiB9c_Nsu&*-`X=jUyokPf2tOZ;rZ`|
z#{6OSKG8RVK{o#`@nuQzE2xTeqyjnoJjLbBlBCVoW{<QtaR>!hx(VaCluM5K91X`R
zQHd%sNk_U3KT(AmcB8%}+qd*!$}7QQ(bIb2RkX?6HZrSA9jw{^dS_<Wsq!$^qa%ya
zcjbQv-9bWUIC_xR*U43l+o53Mg;7{V=e+P^QYr++Kf0m<Q*9A#o;><8c<+p^?E+9P
zD`FYk5rnWrdcS0EM)Mzlak3~%>%GQ>so0m5Q96wmCGf(JuksjdZ!7tG3$|kOCbXw6
zMdq+!F2VJe(^n{VqA-s(0il<8lgMD_JAc*6Kznj=`6{m_nT9RR9n*bgW1GqIgBnk5
zpQ*!a+<>=wGfEKxPz2ehxb8nUtHLCHTO*L{wT`*%img7kt@_NuW4bs52j~8gr?VLK
zc&@!#k5-RUtW1__jO6L@nYX%eOCATcIBlo?O&wkbhw~Hi{qY$iBi8<xNyERx5pD@*
zCbzZZrWgi8+4Ch$f<%cv>MQ58?X)^wCSInuBf&fu+qa>-ruoIwZsw}Glwb5Tg62E;
zd&Z#aalXx*hSXQLZBvf{nRgy`{Sq%SBlkRL-Uqhmbm{q$kC+bPWA!|eULtwW;W~o}
zt9<s$Sjl34m~-CS!V~QNbou7L1kh`Pdw<s!@w<#`2)O+8v1F=@Ue{pI=^LfaW=QzL
zGG^&Z?hIxrIi|3vsoXgCZ_14D1-sn=x8xrZC+6s@vn!yInu+cdHs2d0SV}XsV5M;F
z;x!^F6FfPho{HbtK{XoRrJl+oK4uLMwBAhn-gspHu=p;Lz<pW!d^VDYto1F8G_o>%
zFP?xA`KpyuxkpgcP*6Fe=l4~u%co>!mi=n{l0h^9*-v=D@4vh<2^Y~H_X#tsw39T3
z_EDh6OIi8dpFJ4T5lfyZy<0%*fyqCBpp!3AO4RZv*|}B=&1f_jiwewGFj(q>?z~AH
zTqSye>7eh(Evm7utg>(nf=L=kV+23H>S30k-w&Cd67pJI1HAgDy<vMX@E&T<y@eMr
zKiEduaWILu&!pe~=FAw<M%NNlhI1=;?oEs4-**Y=wiZ?V6d7Um@9XK=-Uy;TN9(r}
zhsyNB*Unw-jQrdk&X&!K#m@64)bfe}c~Q}gjlFsK5rY{OB>G<bVLde|f_xawUvR%+
z7w#Wc|5R-Vobz&YewZxFfSaV%E{+mupj?V&i2gLX&rdJ}%sv5HOK$jE<skFsi1N}9
ziBQrlst&RLbgFY=pp~2a$;Gf+gy>ShbuRMp&(8F0UMwfsVO^y!4vLPl_D)QrvS>Ig
zH{A<H@zupPM@FOPQkaFz^(VxR{+X^_Gxb18+#*lP&KtL_K3sOzNP<B*H!9<34iR=~
z0$E>?RDy%@mC>!G$=`IoXov*Ldvf)<VHvkq0t8~>clSF}J>-6p?_J6x#45c3T05jM
zr#pf4K_Lf!0_aQ)pBm0uKVu}f5^gL#2TVA(DBb2ktt#G-8XRQ8+>-R&G}T_YVKZ)s
zi6qGei-;nQH<8Sk|AgHr_A4@J^dhD;j<p*|Q{tUQMxa;bY|Au@g#%?p$F^$LlTIrc
z#rqkzD$TMRmNj9I!pMakv8el&AIUcSHFA9inIX3PZvC4smc-zBEpQ7z`xVp2=bih$
zOE{d!gFAnp@z$keexxma8TR@ERpDxbk&HTS|67FJt<JFVf$Nr(WNTw4rPWRn0_7=+
zgSyq%v8)kh38C2cGq^t;6m~<`HBa;^_bn{E0{1WE+6URa@wlrPjib@rz}wO<zYz_p
zV7_dIv*Wn_&e*{q=yB;f4u%#(bVHO4CwkHch3sleWU}!jr%LdPoZ|Cga8N`~nx(9^
z+93ERIz(RYDace9caj?M$=PaRfNVrJ@-5;L7^vS!Z6oU5uW;T}xLjlJeagXA4_qL?
zcRkDuVMMh4hn7#oh;*cRBP#N}4;?8wXPEAoA_S6W0d>Y_F^~{uJ1Avb?r6j#1Tcda
z$>~|<Pz$~}Bld(~u2G07MQIT;oGyi{OFsh!C_!XH<8BRQM&aAMLvvU0#t~2dmtYUT
zJ5a|O(MbkAgpY6naDD;ZoD#<kXpZ(-3WqX;w=awZ;yR`9c?Q<ZR-0ry^cptNGcwjp
zjf{IzE#;`WxI$^<CcJ*BR^%ncIF$0`$(I1|<cd@zOD+``{)qrsM*dPfnv)O+XVW8v
zHwPz<o@G5wFXL=#&AH42CzBK@s9jWJ4dE|D8CiNeO61TKTT!6BT*Vj5k$n!v8H#<3
zSoOR}91APtV~|gwHnysHc5Pw;96e+nA2uYZ>=+_u_=mu9ef`8iWwEm7`3odxxF49f
zuyG2|Y<hO#;_%R<R8fM+PB~JA66p#BieGOfjF7JZA|GaH*1kl@{53R|oD*>VQsjQ0
zAD|PtgD5PczZI2H7S|tpI^nggA|_CLnJC+Y(1uaJ6dhJ!+IpJkbFOKNVfxv);^W_M
z2A4t56rEQbGHFhe8y?v!XJKkJ%K@MsXH_hVm6i`QWdYfBOTKYWAfLEqm)Vbga$T&#
zGJn6^v)o7{j>#y+Nn|lh;+f=+u1aUwdB>sh3c<XN#;A)tu0C5F9^zi*oJ>#zZ|h9W
zV5GAS$HVy9G!ND0VDl7v@^|M9VKIHs<leTo-mLxGDkvs>r6M49P{q4S74w^@pl~#j
zl^~HoyZg81)^zHCo!^PmJ^Mj`mWR*q6}&v0*od3QA2V)+LrnHr^s>jHhBHsj==!G`
zfGmMA?-9l)$-x#75?v1Y)5uvrO(|%C2CxL^)hq6g_m_Kp^6x&I<33Xro(}44l_(0x
zt1E+LS0KG*!lW$yNL6MG7b?X;Wua_DmHETR?ov9KP;%e4VV`a|{vJ^SXjpB#Yr5*<
zVvw4;#4@6*s(v*n4eOtrfl8!?u!4lpMUa{wyn2%BOy3fPJ}G@oZyEUzJ0WANYOIni
zeY?0&%Q&}i+?J23$oQd&uC(+J_lFM&sWv0m&l{5ziiQR(<md$d=<K=(am882amBFV
z^H_r7i{2E$l^@Mv1u#aInNqEdzo;pjC2*)2BJ6wpOQ@TTN5^c&YNL}8*7<Ii1FxyO
zK@w00vUNUwbIxXKbaZ$qHqd7!rPLD*MzrJYb{{saxa63o<829G{WgUhz0SjisJ&XK
zeb_Cn(rK63QcHI~^AAM`7TJj3EVc;$&5bwi5~rvw_%!+$S0ZSs#Vq+GcZM7xO&9DP
zPrKG0OgizT)&OVClh_w@z{D)`d_2_|Y(B?@ysoP8!0?DstGJJ9mAger|M!F3K<iac
z>fzBB=UegM_jPh5Tvg2yYolicd~C!s+AcHpwVS$D&lzTPq`wzAS-r~pQPabGyedBJ
z&GAHk61@WGk0TLgyC3%~_MuIgUJW+=v=Yay7=AI>WofMa8WnI(J?zu{{*KkK<EZ)v
zN5a~owIIA?7GxIWq&M?3kAMO#Fu1*V8Dx5g3>P21@e#A>?LM4+m^+{$g0I?y<mPs(
zyz#Q0jd2JznEpu&XMiHfvES6Fkhgaonswv&3gdl!@~6}%mi51+jY%VrR2&xtQ>+xQ
zcyz_ui^lmSO_D!bX;ElD@5zmAiej0q$&^IAN=tV^2D4-0b`SSu9zsv=$nze?+_kJ}
zFgx67@JWT5MEiS?7eeto2zh&86ODp$$jCINub}`OQFy73^7@<nz_NiIxr-2)q%rJP
z7%aeI81MV@CVRO-7#^smc9K34cz-i-ro@%*%9E$0*xy*KjzBsk#=#CQrf2Z{NQH|S
zCL5L!-zh-W(IkBSxe@%SoV^MyHuJj<4sAXBii9Z3SL>SZQj^2fKUr0gztYvtxNlv1
zV}rz(DxOv}HUFwWM-^XnWs9T59#^v}jqkTH7olbZ`4GCU3}*>9ik!i?!K=kR{f&^I
ztfk)^4diWMhQ1Cn4nI2`-Cn|R2H*}9i;5&febUK1el6gKuV`hU3B}kwt6O`v858s;
zdDC9cY9@c5*HkdrLQi+bzG2>(AQ{9K%n<aOW6%fWoJ(CvKAARfB3<``T3Eiq$O#=F
zV6IVPs_%NE$8<3qDdDTddegT+Yi23!pVhfMq6Wc+MjNK;%nojeYr&2Ap@4JVvb2)l
z<Jj3UtjU@ipB9cmhr&7cdjvO}N}rR*;7=+rHwo`0DRuYwi+FJH1(8ww07<xxCr~FV
zArZ@adGNdoYkyp|_DHmRw7<0CG-YP*8R-bpv63;A*Vrf7$aI)<gztUJK>-egb4`LU
zNM_))sXWF)-Tzu~k^jN%gCmJ;503b7vZlqd?c4GhPRGSO5msm@wZ(`K5mN6b789Aa
z0bYb{j;wm#NXc;oszCdd&_6gi#C~EV84}y5xEE7;XbtsZ{@ld?punfor=mIVKD?%)
ztRYLU!X~)riDJdEMTvqpsL1a)@#P$xgp!H7PVYZWO9tiR>mi1UhJBHC3P!yH&W?#w
z7|Qy@&wS+lt!g5fqZ=b@`~7VTwN(WQkE-Oi=@Wyj=sUvJ@(fQ&f%PdsRM>YBm0WYM
z1?H(=cPv|8bkH{Brydkc;IVKRd*M_iKoqN8s~EEO3=eaO^Farr506209&&cd!6o}Z
zHHz&adHuvnxTw@Eh$wMnIHBFEte*)yJ75{!O)Vvfp{024Rb*vT7}R9!snQk24*GUw
zkeZO9ubbS2{^v=AjRC$d=842L><Ar<5cJKhYwk6AJF5x#NoNW=Xdr;=>DyN!;PAtZ
zfy;q`yuUNmlZ~(J&uxNmGt?m9)8f@6Tus(StIBqk$Ov4!czl23P(nf=8>QJsB}!zj
zQQEQb!bV4xb&WyUS)=V2qw%!_KNl)HP|B*Vpksp7Y&?@Qh5RED&Gwwao`+j1peGL1
zpY6lOV(YrJ1_N9(<dpplXJrh@Q6Q^AXC2^<OKmLhA(r-<Yq#Y^LL)U{Ir<}>)v%JM
zbMXh2JZVJW8rSe?k$Ds`&uO%&7;JZ36~OcxYY4#=G11kUL4Uk?jpYhqPHoJ&jF;a0
zFfPIq>PO)ANQhoH`Iq@W7Oh#jU|=Mk>}w$#m<7<ygUT+9I259X+^?jh@`K$GzWWQb
zDOR7-*Z5`ZiNuCFjzm-5>iY;nGhSaIM0>NKLhgiTYds7GPv|XGI?qhPXUl!ZuNTT^
z4o-R}HrP)6<I9r29hyoiEMUil6|gyI%s7ainMcM6us-b-kx9r2hXrQnO7uQ7QkscZ
zTJ0-^d-=qkWQ1|XJ}hBAH#!jxj1$n9B?ONAtyuj!H{*0wJTzeGHJG;e$70{{c03Ed
z&IXb*=~*!}@VJbrtDfjZF|3z17VCx>Dog@y8oIh|e1W3^S(9MPQ`+WjLQTEzfe-*m
z-LF6ht<{(P5=lo1rX}oYKCJN1=J6u}1WW){OkqQgza*`$oRI@s+mHdRg>ZoIUUJls
zb5?+?m-7H4SJFthv0QZjG!JkDN({yvH3SI2uR|C#D8?_CYq10*tT^#}$yj9*7tW1R
zk<rr{oR<Id>#1cGNCe;i3t*o6w+ST=s-6cx2r!WapbA(RU$Lw~j*zbDBZr)G14aRa
z-2I>|JCrjfq(|eH1a{mOR(^Gncfk+h@cpJ-fL00^b7{<^p_mPr{s%p%e)L9w`D|ha
z6erut8XY|0oFf4TH7>g>Dkt@&K8_aY)qga?m|y#URDFylGAFSPS(HuttLOeK5bYzm
zg77nGk`pl#9(LY*`fSh^lNAk-{<SAZ-@M}F0|5Xm4OI^VKR^g;g_$5xe}dH1|JK>~
z^Vp%T4zMDD8io}rkhJBC0m)<o2P-@U9Y)55*lMotg9Hn6t_$_mAcV2vHU$xuMl+cR
z7Dn=}Z&QA}iVcERcg~-N@}Bo4K3OWqRp6<rIl>XDe-I?|FOm2$T4qmZT{1PLIJ_nf
zGqbU(R|OT^Q8I=*tvg2}<U5qt!H;<-pJ*2@yVPS4EEJfH!C>{4lmoL$cstOhBwEOU
zbAU66`*n!;p0-!mo!8yfsbjWhTF(($T92VatU+AYUN-zooA){S^e(k8&t7v;L|z;m
zK0f@I?~F+BPr`e}aR1-KO;!tzNGIM*N`Y+KCN13eRNTG0AH=du0-5$sIYSoTvlHaR
zh@LFB9jQcP)xhn4vsAo>&gvq};W|Dc?hFK}?(!X_|46c}-ouJ$G7eN=DwAhrX<tTc
zjU#TM80{y(3bYyuzo_@V@0&vJJn$%4#$ef^sD%zBvw`Xbm{~t$wKDo5Jt>Bgmz=Z1
z_QoAdDA{yzzs9ecq0F8PiV}PcMh*Nxb(OcAOE2CmZT8_x#yok2O?>y)N68c%StNeE
ztNTkiUrM2xGJ*T<ffkavzKGp03;vWH&TbBNf=-$lir|<e{+kzd_YcE%aVJ{+Cdwuh
z_q2Z?oiD(O>%0B{{2o@vyvfmTao!m*F3FQnX_i+MM3ysGFA24vUS%x)t@Q#!BRMWt
zW#hGNV9|BttamG|@UB*_X_MD@C*~P89f2SUQS=R-zvFvz*9rT*aVw{eB+3@kT3{u2
zTnX1sHE6~!;iaFb^!e}b{qSPM4yT#QxrKsm4ocjPhvB+XDoWgapUQMqmj362if_dR
z^70CEtklxyjFJl#734~!5}HQQ72mFY&z(lctj#gUthwV$qvdh~i_3_1Oe7bYmyBXn
zRU#^|I;L{7Ew`eucu55zh3YLefElPyUI`Vz;#Pf}VJ9Z0r%lom`*?IJ&_PvY|2Vpa
z=kW1(!A7j-Wf0e&V;E4rv0vwwe&%Vt@tuJiZ;dVe9?07%K2r%i#v+Bw9R@^e&plyh
zQaYnxO`Q(IehmN)9>Dg{Ii_6)3K7AfF}gpcn<%VXVK<lhE0d3raz}h`!Ta7y%I)}W
zKBcVrdaev(Wy@F1Hab-e<nBt7ym?qiD&z_7KwVX0m+~PUvXwsi%Vo~ZusCYbKMgsE
zGMz68zpnfsY`(4x6XAo%uQWdmEtexf^|yE<hjPzWKzB~^<LLAnMUaf7`FetT)5gFw
z^z6SiDI7XKF^8H&3&x;nGI!NZX~hmp(MP_>`W2`+D$=ZSHJcv>MbCmrLC+Fz+dz*j
zzL$@_p%JnL^SheW@O`5u5O>2L=MFK%s2rUnlV;EaMKs+>a(e;V_|t0WJLVhDGv(+S
zq2peH8p)X(3{hc1i;h}$ab{xi0j_0rBI2VjsUu7YasK&-4-2nNMwMT9DXU!v-o^0L
zHoGj(HUlU&BT&W0CZJmf!ffiD?FRU|&IPC|v6z-~v$IPxL0R!!<T<6Iv@Q1(5$-+Q
zHAj6>;WD%)C$!6%rT7swYxH?!0LywdxRo+ItqI671^yM{EdBu|;h@+<1LG-sAOhig
zZiGYNSsCy1g^E;L29raBQM%3LHBuOsD`#n`MB{<$^2JjX;~P7*sv*^nyL59SKnqim
zw$vKHOiJF!*(3Ne34wTa>8ziZc6Q082o0K@z9pxedxUQJ;duNCgfMrME{4YsXHqEL
z0Wy8)6r<?I18IJZcDA!pnLd`s<xE=(JP^^-bL8dlPr`w5magbK70<)*XEg|EwZtz%
zONu43pT{gUv21am4H-TcfL&9}l+E}UN58lNRS-0mCj9&@Nc>pg{<AwF9?$zVLhm}p
z1W&c$&eE<w7um;ojHIK0lDV^ibBwVz3glw{)mr|wAezF{6xQOqe?E2?cHO#uk^f*K
z+#6_Y7?wd7qt#^mGq;(F$|)^DT4?JujPu$<7TKFcQ6l`>n`l`Y>1#IELMtrjbyxDB
zoX8rc%m}d&SmI2R&{_;-9Y0yAkUWiK!55rko?r7|Ft(~KW-e_vU*U$kMqfDE%qI)Z
zUV{9=y75Pj3>Jv=`onPOcxtnaOVgYf_vk(xrpeh>ePeilt6AQTyr%mjtaacSro`EB
zrCZ59Z{t`qq7@5i9WrB|5<KMvqtm;HhEE3)3N_?952}cqY4}K*+HbI2WDWCLC%D$4
z_@zL^uc@kLAU4+h#n73FWQMVNup-?B7p_Tovj)vj4Q{xrv6nN=w$TJ)?~d0m#K3?-
zci~I>6(jk{NQ@GvUo+!>4rH8V<U8|*{J!OYl<5mH-M3&a0z&A-Z{`?9spdBX>hALL
znD-Q+?c*9qpet0F;I|PG&6lCte=!5rP4NNfu+xBi{IhdxK$azu#es_YaE-LJx1(ho
z6axIV+f=0mR7DWcVTOn4@r&A6_C>2{Cm6vUm=j->!~gL|*?FrB^D@GDyWJGzEQpH+
z5QyeAo#e(fbj~!ycEMD+=eRhw`jgPe$`UMF-|_*bHPiTe&F!~MG{rVvNQhf%Ib!Dm
zODi65luwHgJmtD^noLNt>@vAD7764d(IhNS=Njd^SzCvs){BierRg{yAtb^2eJL~w
zfit5JIAaz5*EpfUVSA3<!pZQlW&dm%(~1VWlNSga%{-wEb!>Alffa+o1GB?6*#jh-
zrI~!xQ(=A*l2|#-=D|*L>}E%<Oinjx2=j|S@|mejn;6*|MKm}dJSH^Me2ccX;RJL$
z(_53wK~r+sU=6uipfk;{@IkknlYDKh1(A2o;!%|~FqPJvPj`1Xc{mNOhJ2QHTLpv~
zsSDV@egAbasJw0ci}g=x+7yrHYJIF_exf_y=&Hz$3!)wPvpXO4ud#+7?DT0Dbzx0p
z)&r~Pgm&R!#_!m`Y3nREzF8N%7+sXgAnO&}ZKr^PCj|nWJ*R{w2u1c&V5nK01nZ@p
ziiw}rq=u?8szbV-wxz^DXR)}dWi{5kM0=t%@wtGXOiBR7`19w(>9T6=T1EPu$Ye59
zOAjMtkGv={+brHR@RwAu(D{$&LV_&k&`^F#kz?&PO0?^kW0$_}&#ibM9IgPZNq(yD
z27{qc;Yzi8_)=w9(`cOy$2RNuLb=TQHQ)^Io!;>~O~56tnkxQ<7UnwpvS$-F7a(=J
zM=Td3J<3cN(T>4{(Xp_~t0Q>uTM(w4WuU<!hn`pbK!kwej4yuO=QAJ7P&ZuED@pNo
zO{&Pp&*IYZm3TEf`T_`5A#TwI;_XuKJ3fRFFz2>VJI#~~9?XOhdw-F>LjxYww*Mme
z(q0ZR;h47iEMNsN*lH;_^9}bjScRDL-u5tEa<L%lJu*ptteZ|k1tMobN6yQyui8vA
z8Y|+e($nS|W|EIFl5+2ilg+XJy(t%q93&&wXpabUvBh+0uycUY%zgXvZBTA2Fq?f`
zQ|8Dhz^;pF#ehI|Yl>T#0X%&~(wsP?Dq~4&`{C1cTlrfF?Opa<TUJ6Z+2|1o*1Hu0
z$yYt_k{T8Fi%&c9i%&Y-r|^78;iJXfL6hSCZ{sVn4WJb@i_e5*u}tWN9r+|#o<@`g
zpocsrw{Sr;-QTBx^T6+w1>qeEcPar*XEB&1u1vH1iE9NWO9{Q-q_?bdi;+HgQnK(W
zOaIPwB?;Y1LcKEbnC7SXi;qcUW80u@S%uVWswD;&JAy||PiikxI&khW!tX5n*&Ty4
zlzKTQRG^7sNIV}Y**(r?>?}9=#*#A0vDcZE;GPkF7m*R*8s3FCOjZLuOlAkQn?w`?
zwjd_8=SM+H8i%!`M1QLZ?n$XP`hk6d7{1$!yskH}pPoaek2WEV9{fvz7RKFhfV-(p
z3CWk2IRBygY#S5Cohd{haT8)b>hL$%-3LZW)y&@*DeW@U`GvhPACk{<neT-XxdW@D
z?f2`e-RbsDkvK-VU5B-;m5mc&aGRa;>P&kvG^E=h6Ff^D+l2^|fje<pJRhgL2pau#
z&)wE#ot+@sN`8h=I{9>5WVJHVn!#j7nNCaY7K_s_0Mw*-BcDUk7E~AfDW`G_NGlft
zy|Q~wP3zkYO{>Rh9kL%+AI!zC+QcqAoS3#Y4VXB`8R7u~`I9Dx-2K|`4)_XpB^1yx
zr96JZPh?z~=8*-O%ez3OqRd4E4p06YQZ9v(JJxf5i!$ivclactS@2OQjYo6cpvcf$
zL`{l@=GchZ$&FWD(qr9xprA`!*4#~Yj{!*Wz!TZSY=Li$B^~Cmmhc~!UC43ttkjur
zfy${?eS8Zw`Z4PK%ok&3ZU`Fu^>r;1A4LlizI0{>`>-rF!6&;JUcIZ0q&?OWc0EG&
zOx2ZZ|Iu`Ds`v|NKGL!qJOU0`>ioh11h%CYIM3U;*@WI!3yB*1vKwE#az1{#-?lF)
z$mERAZ{d#GAoM8-M`=1#Yrw6i72X^_mEyoE;(4ZcRc09p<?^-^C^F}lS3|RCleqv(
zXIuoIblVyrOnrh;`Q!wps_T_dZ<I;x26Yle{8bXKeNq)i8(9qn%B66F@XmDm#5L$u
zYjkZYKuuH~lY1S4v*0U8977DfAlNGA!I#X@)4uHkkt2)kz#1UHu37~q#RtieMpgHU
zOVYwLq6Ld-3u3vWRdr$mAI_33f*XW%4m&Ij=d^8i&fkHj;@}r|e!8v@Brc(E!gv<g
zeY=iEOew-dWd5!OHGizS(aT`?-z3JGvAr#ua8B~7%hzTc^EN4DpK$91OdqROu<VM9
z49r=k@mtOP*2WLHxf+-<{1$QV;rSESdi*RXSL5?U1((0Fmj<cfQ>N%6FLv9Bq5SZh
zd<flmR@;e)e}I<ti?saQ6B@VT5b{MuEq+8Nq)iil8_hI5lpjrFjc$8d1dS<x0LoR`
zvW=b|ev|McL@u;VPt5}cJ7yM8ekPB33+7~r7vJE?%Y@AF&TrBiNsJ3<scKRSi4!g)
z5*v!L3v6F!jSxFcKt)E*4ZoSpT_h&8XjT&^JAenH+2F<1RUH)1k9%)2s4A3PFuwYP
zn@M8bIcntE8E2hOqQ*-Rs5a_ru{k(OX}_y!RD*1-nMT)RDk#*PyrRz?y}t`a%?&CK
zuPauWy95|;@|)vv9h8MCbVYQ0+fJZ<#k6!mFhnGpHjR^*sZs4%WNH&i1lo6no7^tu
zeiK(ppK#Hw%^r=5<Kt3n7u|-*(S^UsP@8~G_zLX1EwjSlx|4q0^J`+FJ<uhai7XpG
z)5qL%;kh`_^Zm&kkdo4tJ`Qe>+*CiH((_V^qnI{bxS5W&uTo#<E^?m0+kkF|0JUiF
zKX?C08oF$Da{-InRme-O_%c}4Hrpq7;rbxYFaA{I<0b&&pJi7LZI^Hj49t@HT8Azx
zj_jgp-A<M5!c240pXA26D0^8IgAZa{0<ex`BmZ=vcb?Zkcb?lpZ4^D?guCRPZ_>>s
z9-T#IVZ|NM%qI4qK*$kx^l%r{PT&!Q91&)i59Gzm1s>Vr)i`5%&68&cQvNn{k*EY}
zMLDP+>w0Y~6Np2@Z>dV%Bnl#z@nI!^qH=m19J>YKpg&pFf@RxXUS;ptzSbK7dJBAc
zuGr)`WlU7a=7>7Bx*0d}9J}c(r4#yd9?50569h3w8cPI`uivP{SY)>eL&2obZ4@+a
zu<#*Y!%a$i&g;VZ$*d)|(FsFei;Ut;B)7%8h&r>$SID@ypvMqNY1|U};k<iIjl?38
zAIg9mL}5b#yB>^;QYrjwCzI@s^gZ8bdjzq|<}@*L?pqa>z@bpSO0{Q8&zhGn_Y5+g
zZ&!#@>*a8p>SFV7Z)n=RMV{LemE<VKCv4KaM8WeuyVfET%;XmEq<gLjea`5?!jN;$
z&`>MhZ|CNCZ|9sSe|^TE!03CfMH{S7Bq?_)q`x@-Mp>z_c^B&ne5k?O{<)Yo|COIO
z2E|??zZ!=J6?@J007{?4zQ05G6~w#E(P&O`uk$}-3EQ?Thu)*@pW`bF(fovKVcVpl
zy-esQp9YecbGS19Oiy=`2Kd>H>3lww?AZS>CEPGGigO3^wu<cr^QsOd1>Zi?92Qtc
z;Sax+v7@XJPj-LG2LiJ2L(&8ikwUC?!Ll)~(Xs&cuj6@xTWg!B9{U`SMgGLGGo&}P
zmjIW%#5F(o2bt<OrO8Bmr(zcNmrUaXRKHH+yJ;Nm82m`#aO(W5@0><ouQ0GD-_7+_
zW)LLTTdp=oh6q2=>;{vnd=)-Zo@<j@OHsRU^M}9znC!G$wH8kQtQA)#ai`{;$mjBC
zpB2~=*Mwf+E1PW}Ruux6z5A#hEzwO1nbQCM2rLxo7~Lx<F~^S>>f1h43GXR0pB9!n
zt$?y%{qVa$JgDnL`)lv!B2jvIoKQaKbHlCh+z+cWHt%1R(hkZiByGGKhz~y2{hO&u
zy(4%p)W3|VD2HV5wvdw@zccqf-{a!#E}btGVXqV9#C#VQUR9N9*xaY-xX2qW$iA0d
zv0zJ$Gocn{8LZ~F?E#)Td$xl$BDyqE#F9)}iGAlqhQ>`6N!9QEYJ|_1=(x4*v9^PO
zdoIFL{t)bD-b0paSNA2KghXd_gV5J%oy`=(N44x3G_6Tl9pcX4MK=ABmu|hfJ#WiN
zB3`;NTmmfX&;9eK9rR|DR$U>9O{RO>LOYl|v<rCXOw$f-!17gMe6Wq$z<<q^bj+!!
ztHfx3Ml?<?i{s=UuN~`hI3P<3U^^1Qr~8aY$T}_z@KAm{l!|Lc=7Hx?mPUe&8a3w6
z%Z}@Cneq;Bg%6pfR`xhu9`hDX0`gOz1Ov14I>vhr&hj|h_V75{G^t<?bi?FBJ6v+T
zSE*|A7F_VB5{t$iEaQOiqw9p8R#T9t$&8<Am*!Qnu*lzA00(wIHA&XZ3vl;R!*x}+
z{etvd7cu15R4a$(SB+z9(WjbmztVKq2XMuzlakNr6a&UbcH1nj^6WAd;0D7sUs;DU
zv<nL!s+*BVB0tS0{+({}G*?IueLx=c{Pe7mgrqAR&T=A4w|gYN*jT1Je_nf>JOAiL
zE1@q7p5=OC%$phNMdsi;&$f%XO}MD3TF>M#>3nJ$oG(mUt~)=P`WoH(G`oGAhjJ{c
ztBNvkroWwJ&n2O2<aEGgE~l<6Ij&R+IJzPF7H6)=ttbZpaqB8o^jTzBmbH0xQ56$R
zid;QcK~shPvIaknfEStgzQUAl{1BsIeLWM}jU*k~Z0bos4xNB5I5xb%6*lYcX&t+$
zm>b<~p85I|^?{joS_7A|Zi}I5hq8Rz9}Z<CO5ALMz&lykcMf>}Nm)M@!76dr5!P7}
zSX9&=hwNYM60U{<+2eYMU)yM!v<4i?l9P>}mPwGBTSoYO(*u*kUy$8A;TYp@m~&Y$
zA=9RI>gb=NHw$i(a1~x#UqD3@!}!hi{j!X$;f#|3#?1k$T?+a?Qy$Q63FsH>ix1nc
zT4W|r4@HA<n<ar-c3_dOcOrt0&dp_~bn`NTW4|0t=P&CvDJU>$xq?!+G#*KB+m}c3
z8)hv3r8)&cZ-N#LmdyY$QCfr$y<1vr1WY~G;TAbd1F8ZUhQP{9v~QOGnJRz(ZP6_2
zQqlabX-B?*kOy4@(l+ZVMwwj^U07gDQ(60=csKsrGn@59cm96TDu(q1FM;eWHtooS
znrBa9yU~p=P`)LJK8Ath&V%`m%=R-zu-y*!lrXN|%AKY&M|YJGWUjE0H-KRUlx{Mt
zeiH62KIra@VOJgBH=Uz?qfBU5i9sfi9Wve~yRb@QEK~F6ok5o$mpit|5soDzY7I1{
z&cA?V64De?9#)woP3wGP9xNmFBv_Ywk)84OMzKEYX*kM{jYZCs_Of6e#|9;Pqd1!g
z=pIC8nqOVKz!BLD9A)?Fl54T--%Ee5Sg@g+*4cluOVECtBT~Dmh{-W<k#%>7XK!+A
zqRW;XpHxu}uV!iL`AXl!afzy;%zMLU<$OA}mV{Idfm<X4YY(WjZTlxKHSZU?qH!){
zA<Y%>l{C9IE-0TIhIGFf_a=5YP1#tn=LPh|yfuqMHpiBbNm=%DseWZ<C>?TUvE^{b
z)C27ojy+c&EWHwAE`7;Nz(#N;;Gbc&5{)b+j>JyQN=LbZ8950u@1h@|b<cOOQU+>b
zW9N8hsJ!JqAN1-QicBBnTJ~CiBfC*=uj}c>y?9F;AyB8lt*O}28|ZdeTY(-*8ezsE
zd@;nku6eb}Q|#ko;7RSEC~BmEzdn`|+xQejHcNca<P2*C=C^bbNWpEC_#>@3@~rJw
zN;M2`D2WL{b5@nCrk?+3I@)iEC~d%_(IS$6ki)xWo|P+m^ozOl{?y4b4XX#7+dORN
z`B)JN*27*u+=hi6w)~?W)CPKEhzkO0C!2NHIrb6!+VpJIojwX#30gRgykKZLj{IJk
z)PjHgWFDtk!J>dC^f7YafK!ptra~fW`&@`o(z?Xx+AmAz#vi>%j#i=&s-_hNW+~IS
znGFC26?)e@^BhazgI20=i}>Ed;ozdr_-YqM#YteCQJaCYtw!Qt3D{<huYcpA)~1@N
z*#afSsjgn79R={eh3ka04zY@ZsbHLiQJX`3ngGrRxRl8H+v^%LWWNtef#9@|%7$~v
zK;HkLNImYZX%{(eQxznBEc+qfN!4;o+C<r3)C-!PMU9iWJI&2*xvV*^Ve{FYtylu*
zvxwz%>6R$7&9^h}ua!r*HennUoRp;Sf{+vzOgtKd9a|#i{m(it^3){DwpM|O*Sw?4
zgl1s2z;n*g<rqYYF-F9~H6m*84)fER27VygFE7CWZKe2iI%=ahS|{A@=$6%_SPKZ1
zCldN!qVdb&L_jd=WPYp@2}7eqfg9F<q@WEC7i<=E*u4H4>VShF+a%S#(*|Z-qkk__
zn3XJ8ma?4&1~$w1>wj3UC(v{QQm9mqJOQRa{{cQOIoEo75XnEB27~~%br&i(IUuy0
zIiM@4pR5J~?(8JClZZmW7EvS+&wD6Qe%}@rJt_J9UUt{n`Fi^Ii?eZG%}YaO;}#T+
z+wjBJj83&FBQu8XoN+fC%uv1q-%YQx>8~K2f5;oD;05CB`4ozeQLe}HsBmZ|c1|CG
zU*_6AKwv5Ky6kM570pYgdY4M5tFtS7-r{c>Cw;YN*9w|r=ok2Q(%4?_4*p8!N+@XF
zmu1|y0%^5N2--G}yip#H6IZyq_=(`@Zt?@iJ)aAU12Yp$(<_#NY*m{p(S!a-ANg$a
z#rzpDyZh79^W+B3uV@$po9<pomoear?C^V6QZLzjQlO>luO3PGJ7<hc{@X2{(?+Q`
z{>ly1BcsTF1j)fG=X>I_>r`<3GE9Si{kddN<MT=NXwI|i=|P_gRc=AhE&NBjY4mp|
zlDTOSl1jitATO`)CpT^x7EL+hf|guhrMgnoIJ@Hv@26Zx;u%|LqX3;LKIhz#F~D%|
zr*xZ}tl{Uq&x`|F#TFDs$%vhLoFR@ABWuYwgWbO*^>f*(7x8(u#p%GE8^rl!fhiqj
z$QdvzGR8V<CQoj@p}b9<H><0Jx=l#jgt|2D98rrG<3p$}in(zYRP&OHtKuu^UUirQ
zAZ_!{D(m>=8Tj)n#&>@$R{1#pmqRafK2e{W2B#Yy4j;A1(`}z+&f8^G%30GaDUb~r
zfP|qIyitpUy79|Ho<disRlw?{C28}vtUAvN!y(X6<#Hhg!(RD}I({Q%323Qet;(_*
z3k5Ek^oWNxG5Rz6<DqEecR^Wgwy(B%MA|4u@uT%?eoZiB3UpG_(er_UHG)COBK#2*
z68?egC@LCFR|Tn9Ke$qcqy_SEa}uEGmO3hd#iKE~8qjy^bY(QW{UD~45Hjzj44&Ye
ziifaRP=G3Ahl|q{F=ee)(m4l<chy;#yI6NBtU@9cod&dK+o}{poDwGUF&3-X_HdgM
zqKlXYlu*I@_KQt5r~kUegb$yfK@Lj~=Yp}NglI$KN0)L6{fmUL^1&`>RJz4%Q%`N`
zhd%q}opj4g;7!Q=7;cM5lLQv!?MZyyw-`Q5p-h%+U7ipJ!}}JvG6M-qb9rB&6x>
zI$(y%_!m@}9o2#VU^!KpE~mzVPsdHJUzTNDE)w(hlp2kQY&(H!!`Vs)2koxR*MSHQ
znI6mxeZ^I4_=Ujod%?$;7Mq|8JS*`;#N%s`H5qZpx?QCE1G++@(iVQ9dD}S)z*~dq
zyQ^UVTY=>V+3(qn$%f*EUm#Tf*H^@LWfcx@tWC^}mt1f~_y|qU;ve##k5M-2MmV@<
zg>>Y_wQ>pxHb47`YTEh`H_gL)$}>}oWZS_mD9VbneJxt!5=U#nhGRu<!$u<}k}o#Q
zrd%Wa>0M?R>M0iPNhLg=0;}w%&|-!~JKa%;TAkSK^A5%ZKMp^odx~)%1Z7&9CnBEv
zlIgS5Kv$pJKrQu`o13fLw)r6GH{B9Snb&}Pm>JvBLwVts2=%SZ&v`i)3H67dQdd=3
z$Jpk%7mGz})~vGYMgv>m9Hj*5zwo*5wyStP?tTK#82renYqbkmzDos>{qw{n2AUbX
zc;_l%G-@cJTZvDwI{~$GpOD-04Oi$EL>wzj5~+AeTnMB<sFlFd10-Mi!Bo4*L9x@l
z@8>ef#CQvrLZuK+zZAmhYl7|Mop%sDvnY9IU830GbOt+UjWwbc2sMomJ$T-mAig6S
zv)zAfn~&GXYAR1R<{jBIK`O=D!on2lV?YStbIHS2Nc<R7aa9`WlRoA19kDRW9fVwD
z*}3q#VUPm-1XMaqex_<clLQ&7C9>ugu#~pCMl3WgXrYMnF1+D<3mGhz-cz&xIJLOY
zpV*{guhuv=r7`pn_Fp{<CM|-*E`X%vKZmE9DF0nIgHsnChpr&wENUGJA%^@?7s-~I
z;sBswK&TbKB79G>Da=*d?`@n#qZ5U~^M(BdUByEAC^hD2Fd!1x1yddHPwxxx<SV4~
z+7(YtDe>&jFR2UvvuAly9x1b!pIjCd_Z^Dmt`UX+OP`oP)5;@P8oMJoSEYJ5av|#9
zNu{FgV-l_x350=|NE^IVk6ydcz@OoSN;JjKSz+JsrhE)aNGVx4PwxHdku!a=;gp1}
zS)HRBcxGMjSrf-wZCTOsmx7tVbNE~9+Fi!OlR}UvhR}Am%O2|jN+E*bRPI|qH5$+M
zdcmg_;;SrS|K@=5nT;#k3pCgd9u_6>5m(IP4#ZjXGhBnMD1Jo${qoU=ZbyH$yOSLJ
z=3We`gx7~w<~9F5a8Lms?fy|(z<y=8=!#luuQhCy)#1$f4z_7XqB}{8_M(>PgV!UY
zh>$Uzh|mvgatYEOzuoG~kt&7DBg2ZXy@N$duSn)XTKR7e9C~DV*j?*@Q_WzdP%g?X
z7S?DjZiL6RHSwWrka(Cgqtnh6;`UiLgFh)6t?R7)D87I%1D*6#hwz{n-Cb3CQJKQW
zK^w8Z2SW2+1rCc%A1HvHUmZ>*=j-BZ%n@jCY<zew$qn*;^MupDOpDh=?9K9ouh}Kq
z7U?Rlw>w)<j___v3QX~u*A76aH*l`CeqLTHaG5ffZeg>~D?gNxkcAd}s;*hL*nM<P
zCSy*FH-mGe1J8MWFxu_KSsS)F7YMu-QUxY<$oPKlZ!Xd4Z{A}yUjv3a2v6|>&TY4e
z7h<XfyZMrv#?6Vt9rD|74$m>icvkd_7Oi@Ps@#+2M(~`t{e|J@36;Zb^@i7ZDLU0X
z2})AQT=(w}p?{&-bFzJBtI6=3L^tLt##ij3{TDO=9To)@8tW(`5hu4=r~CFDc}Ik%
z*vCnF!Hp`P(pjzsNykuVd`<Au-px=Q0m0iPEhe{bX?%*THf+eAxWpl$jO|yMp`M-H
zzeuz%v|)+WVVX1R3L_3#_NkTt8R^_TLKT`_zq3Uu9?<J-GcFL@{~b|9*c3_y%wa7)
z|1dyh3(AGZImhHx0r8{c%5ttj2(}}re~N**5Q1$|#?H7Hmpa93VZ@$TZ(y~9S-_Bu
zUv|D7c_ysotHAAW4xjh4(Bt{HyXHTG)Y%6~UoX($=aqHbgv?GhioA^=w3Pt=0I0%_
zq#s1{m`4!i2xw=ctN?s9g{;>1`$DaXIa#EKpFB1hys?Mq$^<XdZbb>8lp_Rd0hTAT
zsm0&V2`t?b5iiXkDGnQ0(e+o?tVIe{W!0R)g&T_Z)le3JD1YDoAFAFtII`~h9*%9B
z6MMo*$F}W>ZQIGjoY=PQWMbRs*fxK8KHsXh>iwsy_o=$w7j@4$d+oK>E_1)#!Za$a
zy8+6E%U%LBd)Wm*adqYu3UtAiCvccduJSwO$<DOUl@TbJTZeYmgjx%J3sb)&-|;a`
zGrC+45X@PCi7c={E!UbvnLq8vn0BV4RTG0^W5iPJy9J*UO})KqXgge*7MEKP<WIzZ
z;wmrpk4~sGS)Q(D9xd&T^KNJv>mJ84kfdAyB6qY7z(}gAjnVtrCk+`GSqPmLF`5t6
z@!GsI(Rc7pH%&pSUE2KcTb(z0CeJezb{chS`*!extPrYgkaV2>cd>4SI!<b!%Msrf
zava^ilOBq9f!12=(k+SfUtUCu0T<>1C>Z;{g9Z&)|F;LTPkXV1`}%D^36pYw3(DI1
zIQ|xLkXhpHlk^h;N2s-=6h$^EHGFZx9WQYa%dGIQe$cCiLX$x>5Mix6_Wbemz`7|P
zR6&}t*wnNlYZ){@DClLj@N2QAte7vry#FgWx72~1ed=rfU4H6IN5q}$i}hnwT20)?
z2cyX_IA76$Cq@Ki)aLA#e||;#dpGrY<m-TmQI!NKO2-n>+_AXuDA<8}%YPQ^B<Wrq
zmH$14vTxoTLSq@^p@&(9BigV&8>Md5fG#>JqX=NxgNVv!c!puI-a{G12(HrU@%G{Q
zDMC}==rSS2Dk>IS5Hx_$$X|GKI(sm#*qDGSI`At;(JVkjOUpmM?2JJ32NTHbJF)~q
z)uarYX?~Ww2p=ZvtPCJ@fDpEoT=1WG9?$3xP9Gl}Et;VjB^=IR!3%^?wK4xZm(!4~
z6tx<)D;GR7Ear5MnD|CWCJ*Rmb9lIB==m6_;Bk2f7=&V$)JGWuE$FG;MGhFRTvX0H
z1Am`!xtt=5ENcY<)j6dFvUTY$M2BA{<p(WLQ2i-t3OGku+gk3FkJ1N$sV~W;2cVM*
ziz_dagkKoQ19jKF_g!IaTo{+`Br(3o;)F?KZ(hJ!F*c-eR#uu3^*Fo2YeaNWCFiji
zH4!=@K^tLCfs&^6wuoT0KL+g*{G@`aO`aU8y2wWj4`=XgD(N>cA3x_v41VQh7+;UW
zg|N{f@RED{%!@4AovUPF`=Mu)3-FT!ioe1O)${=~Gj)ab22Isf=$fXlzTWr!b$gS4
zaho-{%Ig{JRfia@sICjDGpJQ}WvEf3%%U~%qrJfXJD9(6?;h@8(z_ek#q=H7RR1(0
z5W9%=dk<jZtfW;v5Yv$_2Df|dL-ny^OXqF<06sqo3#u@!KZvbQ3-=JU^$x$yRl4!_
ziO{^CMLUnJ?Pg?@*FT+DD6D3z*VW_^c5K{v=HP$zwaaBH##F_+f`6sv2*}(F1Pxf-
zffyzvf|s6r98BRyUd;nH(81j<BluLD9K-g~Qnx*XW<`5E`40$u?*HwJVfgl<m)kAs
ze<&i)j}mx3BTyMR@Z-80a-nand@HGf-12|o{V8(;WKMRS$RKoP09Ww+r>P3FP%jtY
zvk5l9KOecWk;Sj=UW}g?yF%Oo!epspTij0b#)NcrsR3A9ctjAf4$!xdM{d_(K;oUS
zmpzQ`i7$`&Q2@OJzztP<(_R=s7uhj!08fas)|Gco7VjS7op;g+M>o^9KNnQWMSmgK
zVz8Va+y{7s_b9oEDR|IJWE$25ZO851dRKgDzJwnWc9)$Q)n$l0cE$8@cj$v8+4;?n
zzc4V2gr~L)?di}wbo@dRQ-caB<IG4KHU|ju9FC(rBdL*p^M=m##%m_7Q*=&;pii_V
z-YsALN|c9pl)2pjCu_`$f{H|X1o@;O*=kW{l;f=w$SM_T0m{w6QQbOtqGH`DJCQih
zCyp`lgOhYuQWwe3Vy<4=`=p|QHOuRh<CZmgCu#;SAAx?8KVDC_v_!W*1ABPto(*Y2
zZF3z^C_Li=K++^o-c8-<Y$=t2#NbTsAipArEXfUL0l1>_##2@uGV}!FnqQgu(17v*
zCXdl>56_5_u6Oo~^D;3~Chf<sP&p@VwzPtsn?mS5v&{Q9D?~t!)m+eyv<ZWdp6c~j
z@vC{Po&Lde+9CG|#1ZRq&UAbF$6BM}oASDr3o&$8*|$nR2-reO0>vAyy6<ZA8C3NX
z&)=3SWG*u2Yng<Sbnpilizq1}$9l!om&Res)^izIKXL<2U&26Z$Y1q{;mTl4p_3A6
zvQlEgG2*Xu*;|NSamAWuh1+r?5t8tx3GY7(!C<kzQ`8sOJ*(6fInw8}|Dta<jNjt~
z;qYBwo>S=itCd$C;M3Q#)RYaQP(*qAKN%GVnqa!tp@wFe*q>voa!n=+1_)7{za0RC
zQ_Jbw@i<Ng>R25vrb2x}-h?o}B=8&D@>$!|Q)@&5g(+ZNw${VcxR?2O5J)Z_rp+5)
zD}=0h^GMc?Pkx?njW60RWL(^3!{IC-H+%lARw`<J+I6dWwT}QkZL9b!l><IcJCl7J
zeW#t605#5hbULL+_fy>Z1|baI36ii@p@$r(HCY`EHMbMO5H2>DT#cm>ExXpYn;CFN
z0*r||m`<y$3etifoQY@=OvHuo##cFfe?(7?Xs<#nrr}8|GjBKG12BVP2@4D=JQHFK
zpAoLuvw@(pGFiMXc$>C&yGCJTF)zcn%?m7k3x~*#pvz3gfRSi1ErNY9BPHT}G4eU0
zeKBx)WXA%B7ovT&#ln-2(<<Bbc!v35wDHtjGIUjYO$Tb!oCd>iV#GM8VM`EMo*B8>
z|D*8!g2=s>xZuH#p71JuOZ0|^H4e(?@2!OFmnVV#whxUNR02zr-$#STsDHJ{%N8KT
zM=*0G_=)NBa$a|^QFmk#^MX!s7=t<iQ%UfzYwhQyMtfV})^<!^J|JW2&yU~E_!oEl
z8H*M3dR?pW7ZhGcDG#9<yJ-fm5g}HAVRd%(UjJNmdmg7o(<NokGi#l|!pK*g&3G=V
zvw2n-Z*-0Lk=6-}w~@z1ib)>dW*$U%u}{Otsv*%GoW?lY(m{zoUT>gAu*R}LEN{Hg
z2-QY<U`h`PKJn+50=9k-<shBs#q<3OA57K!HJ5AAjIhnF_)FZRKY%0&+=A-xO?f$^
zhO!vW<;mm}_dPg!X292OhWL>r5d{{PFMcgxA>a+T!cU8U1}}v8k;3=fLpGVu@(jO1
z1N*|Tq7mGUZvj$kKf_z;!x@%(z9uDv+`GNN<1jP0Fv+f(cP0pi1);I&B&_21Ln32q
z+Z_jB1h|M=T@CWz(BIUin@r1MaUEL0^_r7TtCdfO6^tPT7{U82(6~vmUQ779YLowW
zTC*Qz7j8rONb!ZB?y6Hb@o0(1(J#16sH$fzPlB{7H3Eni51tK*ex79eJs}gFZ@l+I
z`^=9+uFLp$4;i3%+IG9>UPkB9b(}+6sn3kcyZq*110&jo<_JK`v#_DUy6{|<F_2C?
zyC|sy*}Vu8&>?|W6hiwWTg0KQ0I9N(#pcLQAp`5KvYGRUI=Z26eum+BL>~HZ?fYs&
zmXeeiiR)lEM9cDi1n#)$aW#&*7@}+4iiM%$+uZX{+Ux}H%b5JRQas!`dUj|ICtb?N
z@fD`=ai&D?6NVqni7s?BJmCZagy9Sn&C)S1WK~&o1+Ps5!rMXgaLFlGb#%#!Cce5I
zj-N+^CfYw&2Ti0C)&}SSM<STi7My$>fL<&%lkLHfsQYrIve^3xP6H8(C!{B8S#82Q
zoBRo!H|Fz!{euCOv&o*yjeFs)eiNAzig%~+`b&{@9BXXF34`u*N9}Ai8|A_E@tK$-
zWNH$c?;La#BZ2a1XL<M2S5pMMHu$G<(c~L^E5!H{!uulX#Y#F`mKf^s=QG`~6r~<z
z2+>Sc&FHDeb6$6*3q9CPk{APj@jN;Z;dQ1>_#Zzh?$ZyFW*nofU6+m>Up^~7rG
zk;#OWO9gCq040M@1vWREe)mFliwVs}IvC-p0;fCF!;$JNc<reP>U~#o@_TOU^+cDS
zzmRd<ze9Z{av_h8hiPax4s=oGH|V!F3g-7`#{=@6n)o1aluPmWo03PI{w-7H&oj0!
zi~G>?p2qI7ilYQ10fj-9(#3S{?BRix<E!l1<%bMX*Om$Jrpow<!|X{Py~FN#8`brh
ziaEoCnv7S;eFY=dP+sf34&}pc)*PPjmj%M<%P=Pc%y6q?>qphqm(`7|sgLaeI#X7Z
zJ8g?|Gsnz!wKr`dOt-u^^%kp&AodhQjT*SZ%t>yA1U0{G5p|el?00}-Q2R*Y&2b5R
z4A0%6p*#8e37s$N*@N3Eqa9CLWC!p<m#^J2sQx@%kuYg;1S&bKSsW&(cPPBVNs~e0
zM2-QDI^Z0!r_VAC`KoJlkAN0bfPvbsd<pSE{FniVou&jI-YNBft`ZyYH`JYBy=}x?
z{P+`bF!DMJt>FISw)@3X=ulMX_}{_5#kSH?{Bx7M#$>5Lye{+TuH<-`+&FWS0H~W~
zJ;9x5c<%xckE`U1XIvywL7^>I9lhPdB*;Gym++dS>m(ZNC$gUYrkVAulLAfaD$1%G
z2wkZ67nx<Uh*HiNx0=v4XD$k~DHEPQAZ*kLLlg`d$8#^P6o44RT7v1l`iythc3(EX
z)+0T&%iLX1l$vz#pQQ(%C<`sSIoX$m%lNWRB}%V?^BpCE5S-k8KEAI7&4%))ZwP@0
zw}Q-Q=P`h?OXtuBU;@T0mvT328=z)hrs$Q0^tI+|HNgKZ{_BGENxPCgsbFnO^GosZ
z%lo1!6@FAa|GdUW=5M_NG|~1B3b}%MqCl_RgtZzS!y(v&5O>~yXjxmOltT^WimzO}
zGB)lJ_4=~6qkhC69U6(R`K_0i8+gP?!0=<Mrd`?Ol{X8j%B#m~%Fnu-DWZXGF>{~^
z#$s#*n6bBqvELt8qI)<`V6L!D=B3E5@<#k4C<s-+GK-$Y5yN*wwh<X?68PPpI2gEE
zs60y{9IZgj%Q5!~MUfF+k^WFJMlQeXL9p0$NV_$zG?W*cw5zKn;|T4|(x6*($k~Y9
z;J6iDanmU<Rrp`oJ+}hiNR^}GSCx9O&i>d}xfkc<o;hO@ZhVfEyTgstJLXSlTJ@%e
z>A!gq%GBsUW{RsWn}jE10k)w_2_CTEm9yCHh}C_EwG;y&Ou9SGjk=cVwMKv*((mw2
zu;8mP&%$~B_fQ+~ubMXM+{aPReqwDk0tTD-XDhc$_w(rfG9-U=1>mJ1AtcTI@XJ2Y
zSd<W5XU89Z52$!?;!lor8KP=kgSP>tu-XG(Fsd7%SsOJlf9*uC`MPSNgI}v9>~FZu
zb|=F(s^7|;!f>>E^NDA_HY#gx2x>!Nuol#qbqrpFbhPPv-zQU65bmem?k{>XIlqQ)
zycMC9+?)*c$PiGPK!_&VDiaI^)0ndMpnd7g^+j{YPdqb3uDauMH?-ULMRy<17&&Ty
z^1-MM@$bwB76A+l$M<vno2l;A6EwB+`g|pK|K#QN`rrn9e<oGezNW!)F->0NYnr}}
zMpKuaMdPRgU}_%a2Si()J|0-?jNoriU6FZ_hWPG0?I*qdy7!~^uZ&%Y)!<u&^m$xG
z%F$vvu2U1Fi&#`Hs6=oy{{|Z(&N)YNUe|Nh5?T`ZA`T07=!SkOog*DXEond%sscUG
zYv`hc@}N_hhP*J_xhC~O80F_PG@*ZHCi;yN4UEqffsh7%4){u&;!CMAhm*!^2664u
z#PejtlOGxpoL!DjI+u$)A{!BWn_m2|4>mn788x@x#5X@8y+MlQv|$_h#RwQa3<<CS
z!vm!bGuaW(rT&LM`&81Y_b?d3!}mG|#^lD84eNozo(g7XOrLAkMhySyu{U*ya?}P6
z8m1g19u5*9e|ydK<-~QvAL@EkPwwgWGh2AzKAzKu&V$cB^Fhs>{1|^XMDTN9&-^~@
z$Ky!DVA)eo>`a;0wVVpoPOs>+oA~x-j=k|g&rqV*IQHANxI69%RHglCjErUHA|w%H
zm(Oot0YJkGqp`UW1%tPrXEppO&#p!m%Gv9L)E}%bmtXE<iA?#*m5cRO7HczdDa~Bh
z*P?Oo0MZ@zr@mKN&8$t1W@f>{j^iVf>r9V=XA{WZ4<VMY<__wd>^L!$HW+Wu+i$-n
zH{=Dii+iIQm(|Nf#`Z2=z>w=rt4^a6bHrSqzu!b?;I&kEMV+P~U)1*tR+wAS;bw3E
z^aF`O3`n0#!PUNQaK@C=CZ^jR>dFRdegBw(#6zo938>&!^cgbNYd+_6t$q6S9E9$T
z=Ih^MWJ(~Yg~j|_VnBbQ3n>kjCT$gzqX#&qdA3T|RdRNKJIJl*JBpu556}OoS9pc1
z>b{;<Gltug$p(Q)3G>VDLeCoQqEfUfo4z(8wmAbo!GGRD`vqo=!P9Dg&u*|j=a(p~
zvb=hH5<;wiKfE)^(2kdNmwwDKop;n;sybz<ZkBAT>_O;DgX6GRuHIg%Fd=%7Urjr*
z@Tm+C&SAnzD&t&_)>2<!oSyzIqGL{3E~I>hA@h_sG}_PZDA6=$5e|n@W#bIO5?s&G
z(>dH^V@WvtS&ihdTp_pU*0T%UCmu35y^|bbiK<<t<Bi2^)!#Dr1u`4<1)b!Lte*K)
zS<X@cdft7J{dOoHvX2P23Qmkyj`0N3_?KDnytfYg$*d(NB-evrByw^+AV?BP4HQ9U
z8Yz;7`|pqC1p1A?yHTK3lm-r|41B7Wu>`r2=)Az&KKNXalYarDp(390t*m)VzQ7y}
z?vSrOd_mK&iEr0<gwQRjTgTBkI6@EEXDdo>;}eLOOFd|=O8&5S(GZ(I+kDOGDGE{M
z?~5LEQyD2ednIo|dd{&^bXn89*Z#C!LRXb{qTZIi?+{yHD=&V=i_i+n=I1xbN3Y2{
z>)g;o(piHUmxO<%2alEZY5ujS8_{29hs2))&a<zsMF!QV<LEO~X)qca_T3rk(LrsH
zzKW3e*1#-N1socX?MTqm`QQW}6BTpWa|JA$D|At=wr`>a4-qu=o8U9VQJi$zQI<ev
z*iYP0t|*}6<m+51cB=$%EBzL(PKPmd;C_gjz+Z&)e4<GfI@S6<*(e^?_0$GV#N(rH
z>%;QhAB`~J%d>quZG_8C`Mt>B<_pTR=*x5_WWE*dHnzoP+h0y~(<;3bakFE(xLxwy
zTx>-&jJgR3WP$&Q*Yxm|v+MI)XG(sGAuE~q)z*31T-~1Up!ltm^0q_C;|uLc&&?T!
zf)K>A&1}!kYT0z!0vlZGupZ=fU1j`+XgZ4VB6VVagnUXjY<)l^2J3Q^mi^D<A|RlA
z&uk+FyLpBBiOz20sDAOzO?t?O`I0>4zlX>5tB=o89JUL>F@;2?zA2^FrBr?g3nE0^
z5yWSTv8Qmrdlx>DB<ER5%v<E4peN`HE-UZb4&;%hB~)t-&yw^9v+bqI4mtsTJP;fe
z@vaV)k7YJ^JY4>5phg15qXXHpc|8az>X}5TW0Q1FTEP2U?rcKc3W@o3ZeLNi^XBy#
z&xrR5dny6jRSb5ccSw_0GS<nK;OtLVooFd^s#qL{_ZI5IkmdpZ;XEH7_5_;aw_=#A
zs)&vwP^>;>M30QtMEK(H8^R(q9+31?Cv96sFFoe?*a`3E#2YPiD*b%?o^ug?PG0fR
zTc4q-H1d+5d;M8VT=0!V!^(jd8xh`s`L*eR@fP9D*m_LQ!KhM9w0|}jW7wdfy&p+O
z`&MEKAAV}q8yZyu*`A#y(T(Cv|2q#CiFlwuGHWfg)C9R<U~9k_YBB#kA97F+IQa)S
zFiFfOB_TM7v_xdcHrFp4HRK&Hhxv$OX!|ELTCk{d=c8TWc!&q2;C#+hOkV=4MAm~j
zXy_oaQsv*~LdVPXq57i5=c!O}97ql9$2T6#PnR2DLQ1p-Td;Iz#hdzWxa=ih+OKhE
zRS5GBo7!;y&l1L|!wdafMV(AvU&K^+xkw=Y+gauEi}RYzzzdE9(O0_U{V+zDW=3mW
zT?2&6y8d-aY)S~n_+Ez@+6V4JI3DbFRpwM+z5jDv#hA|F*h6lZsQh6?z)aINt7Mn?
zYK<X$Q8gM&!P@G~Jy>%INfCqmYDE>K9qa9p%ug!qo+H-z9J|C{thOxHT{$?Uva@v-
zK4nYV#Vk@4;Fm_&b1VhtV*6#J1J->6!UY^x{i4wAON=_-w<aWVs4yF1HoWmW>fI(+
z?y#S2_15Jwc<C)XdFjUADoc!RkXnG6Hm{n(!~QE|W^bA`l1sux4%}TGk1%^n?0jki
zg=WEW9({0{hUSE<606jlrdA+>R)A@?WV+KGBrop>p$FL+15-|rdo1loyIFjrL02JC
zMGfeW{e}}RTk>v(1&7m^V-zV`NTFHI<sRi!a<@m>O64JPyf_C~P@wbb{eMbcE})-M
zMz|u{Oo!H+*U^gYZ1r39YRgc?DuhUNN3X@IumoO*+IzLO(YsMZ;`cfY@b@C$4byl>
zVrp;Zf(tj|LlsdU6C#N-9AhmZv_3fQ&rf3Be@dB@8L4m9Im=<lEB_7RvU*?SLeG+)
zoVNw1#pW;5^*2(5w}U`7ax;E9K5zGBXg&eq(P9nk`;^E(G4?aobfv1_RnHRZSnf1`
zNN-}?apPqjlmKvv7F0>&rDhQ^z{TXXB)nK!-_CTT))Z&P=PD0NfV!|I8-oaBoi{F>
zI;)VwUK8YI7nQ3N`BT`VF8K91T#Ep!^dr$cd1GGZw<ZUw*73LQU++#zuaPAV{18kc
z+i9HaX5F+FVsr=pB$y2JcWZ97nGbtkv0Fe(k(Wy4L0xcFSVI4zS&<2j!E1Zi(~P|Q
zeN{?92fMlTU87?>{2?hTe!N7(aw)nkQ$?zZ(n#K(;!s8dfjTOU(n^@e*wckPMc@m0
z)U$jxTI80Gl^Z9{(_^)_!nDrYV=dVC7_*v={A-29Xc&R^VMms8Pf-6s<PkdA$IH{S
zC-iotHyh(3J$Kvv)I81p9cE8nCmIpn(dc`!35C>U5VUxi%p<LXh<pdzSEx4zbLrcD
zC6QSnbP=6^<W;d@NY;{GBdqKZ!KrLjXIxvX4*I9}68l0kO=9=52<h!|!<;si=QSQp
ze~x5UQa-&FLVv`FtdtiL*;#z+hE8Bq3gQd?5f#Y)lDwS<gL91N=yHQS&hz2p^R9c9
zbj}Xu%T#9$b5cHbyj~C&@xIocYgE;Vp0X#fP*1IaARd_DUAn-$q5eC!<VqMsDi6b|
zw8jn0lgz@?_tpCX3fSw7soSW|=4{Ngn-Y#qmuEg2xsjht#jdKOq12qNM^Ixyn_Ql<
z^_#cd_1p!~H9FiER`+c%xvCht4szdcv9LM|)1`}ROK(~Fs+LF>``ksB8vUcDkq>9Y
z^NrG_!dX{CaXE7D!lmmTsqIv&JL6XM&t|HIK)rs<W}lB=Mf25T16O(06m|)=SpOl7
z{ODWlIYGKO{krh?E9V6NaU7lZd@jMmBNuQ+$cB&_y<tb>D48c{x!*_mCN=it;|cFq
zN1-)cQ~-?PS{8MMi(oQVc?ZR?Yf>s$Q>YT->DYy@pzB6~U|Yo?j+xTFnZ1;H=3lVf
zW&*edlx^s?h#gHgv`Ov1U`QRU0!rn|&R0aU<^(tK9Ppo(yv%Q*9-s@{iPz*)F4R|d
zbxCkHP5mgsj=H9jWRu5Qo-_!}(`BCdf=!a~&&QSc*czIfE9ITBFXK;KH5|E=eE6WN
zq@Et`B6!yzx{3%5jVM)+&F7cQ^*orbyF?`get!W6vK(uTvBi*I0a|Anoryg=^I!_&
z+fp6s-Hd-XK7oK0VZ|A>jk<YS0mXGr_=vViu)Qp{$)a_z{V1vKWi8WyE@XS1=F6#O
zAE(|?8zh{oBnPA)+g1!ty<3=EwCjR+J22MU1l0Q+&{1w<T+j(u$!7#{b~K6%4W8kp
zXSLSYPMg-TkL%N5W&xuN4<rZMcodAu7yS$!CX%HgGwm;yr~caQoD?V8J}Hv0mMn!L
z<x(?<cY@D_g9wq~1lecp@%lBXl128}W_s4aR5mRO6H@u%7>5-pWsRlpCRSNk>hm<e
zc-*qM)12Xe@yT)*rv94JFDDD)iB&GAmBq@A?w8yQ#&Z^Z^@&-V2pTPNJ_G|=B_WH>
zQb_u`CE-bQPkI)Ts=DEEi8A#>b?m~Nbw@wO&sm<SJn{-kQkf|AMtP_jH*q$#fY4bp
zy;41<lBD6HfsO}_u!}M8OMO|)W)r^xVojEH=8uqWJmQ}_jbC+4@HsjZ3cH|W`*MuS
zMREUNSy;~E912|#VdK#(XG3=#_LENpnG!kc@tC(U+5T>S2lfG7>LG<OC>;Gw|IPRp
zo!tI(@?p^=%2tq-`1|zs2c&`9q`DIZ?UFQhYdZC5{vN1KX12v-2f}i3p+H1v%VVWC
z^>^lil=D~r@W}pS>Jdncdc3}2cdC1qGdk4fW+rP+K1SjtXr2hYrhvnaF8|hJzGuX2
zO~w<A0#MM;^-p6{b3r_oiF-av+4!{x`P^UNAE;*{%hR7c-;3J#^*_iD+6zvF;hMQ-
zCQDamZ)Yubz!`?ye0|&oWkmWYJ2~w~H|Mt{;TuZLW|Su43(RvWWT(O?;AeUpOzX8L
z!~}j1?P72hd%5zP5~pu3lI4YTso{(bC%><Cqv*x$ZsW^Mx$X%E6B9}y5MWg=Cs$?F
z%M(Wq(%cK?=3l{iMJUpA(vJveazlx3yhi#yNh(P;vMM(e#M*nLe1{iL=tcA*HR;OV
zAD<vbh*9kOA?zz^2h!LqVwaK+|H4M+K@Q9n{I((0opVM`hh~k|1b^)3M%+Qh*xCHN
z4#cn?!Rm7ALCoWt>h-!F3QF^zn8&(Lwp^|tmKK=AjTzrXzK3<re6cC?Ou^<?^9!5!
zeGCL3YV`E@;J4=&(faou-(1-xKY)sr=to~w;dI|^bv;-;l$`<?3oGPuX>&RQh@U5O
z1(5HX0#NIDxp{<IgFrLGrtgh!-0}giaPZxjA;e7|QdLVU+t^RBy*9xR8k$J<m!o5T
z*Z0?3AeyBq$tEBa$c`|YN3+BqI`;+y1`OyAb9^{xo%QwuV4<hUM{bum{P>~tJaUN{
z<i1|sAe6=LN+g^XDZov#g@ZT3PFv@`{ubZNzKs5lgENm?Xd13BD+og`D!zb!-5>
zy4c%deDouY$Rg)_J{w=)qy0`b2toml;hgiMU7yiAb>Hc?Qm(JA2z4?<y-P_@JVFVH
z{;zB<I(s+NOHfxyLB4ToL_G>~^LEH6s6zc-a}*@PJq(lG<iFLfHo$zULU;{Hx13D?
zVP?4YbG=sy=cEvp*b+Anx1L+=#3f;e+xeDmwyuzyVdL|hHY}S&@;t1Atm{=T!|$g{
ziZ-{#DpGG6*Q*V$s{wr1tCg<t(5<Qu`ru8#e}U0c%xs5x>=r{E`}tPcXHk70;C&|W
zYXH}7VP7Qh-*?fZqCreth4D21vCPq7mP;7A>nK@Gn((f<8YH@^sX7;dK*xQJ7kh@}
zAisjvVR@$|BoEKv`RKv;TDg0eaHspWXZGsuE#8~LS+A1&Dn_ge=+1RDYFNcfWjWIE
zd~+BZLH?Qapy<Fhw_D1Emxw1FC058w8v~_5geksv`~A(FE27}C0l{A()VG1^?`Xf>
z*~M)$tYKPOewv^3megD4GB@CCQI0=wXVxwa;!5LhbFJ~cO+G18xPZTaF<>PFc(J#T
zb+qRqrp%jAw;hZ9T^Bt3YXaJ=eRy|b94z0bMxkJMvkQyVZ)Opzx%NkpU1*S%{aNe{
zRyw2TquUd$(YJx&==SyTVr})P)~ah`Xh6T=V*Rg6ev86d)3|HPO-m_3Wcm+*s)FCV
z*Nt(U;lAUPPUGeI+SE=ceV$!?5<}gb;eL~pcY(TPi5Gu8wy@A6u{#Cd>7)T}b|{f4
zMTouX4-g_~msC70%a@4tjZgR`mRmMpzcd>fg`b#KB>VsOf6=YY3sTjS$kuvfoXnpT
z8I=qGH|xC0j1*vT7m);WQtcIZ{&qdAch~U~WpjeYj)%7751kc>89RDQtR|j{^CjT+
z;YOrto<Q~@{++1C0)WKQ1%dwTzE_U$Bhw;>68_yB_G58=Mz{H1F#AeCqu7a;mvMdt
zXQCNpI}D)JC0GZ+9c_!v1wf62uCrPwhqb^&4LfLg>id0P^OPu9vz!tAI*(5J#jy3I
z`Rj!+dX49Rl2!_(%XV!|c2)v@OqPw3{eTiL{;wlCVr}7u$lh(yhKfAfgBpW3k;I-h
ze_N=>)}PwcA4ZFCW4-EOceq<$M#Gre9RHE#ETG68Ky<BSDzc)9X4~+E^xg$#$gvX=
z3+xh~WS-o*87g6awbHDxNB*yJ2s$>G9_O3vKUg03FfYWLN4syp<y0fC_gWu!dzwp9
zsNWbs3tbk0C;aFq#4-{R0s3_$OZAcjC6HmLgPC9s5l=PBHMyI7@@CnT@x6pmZ6*m8
zffm99=e(?@3vGsW8+XG-IF`PpPW{=RC<CO@>O*I?ABr|um1+<=H2#2Q`S~WP2ZuMP
zH+HF7wX|S$RaBYwXG{;yi{|Azu)^`^Trj?1f08imiJdc+Osm2`I!G@xS52{6(ueyU
z>LA6qD{rUbOPLn?6FPmEk7vqcHRoH(#~gn?jPl8yE+Afz0i>ozfy@R=N<00=85o`;
zN}DS0L3nv#sX*VhCDb_oTH9#LrqZ1jtB6)5%b|Y&+&s?&-5%b;bTD&iTbCJo#cNlt
zBWF0n<IwVgzBz7v^whi`04NAMoeH;hhcf8G84>CbznDa|!RK#OnAX29;e<}i;LD6y
z%1jjA^xQ+iA5jf8$@p$3p+@;itaUHo{pJv_+)fabDSW;g`N-`KP%5_cRP5x&6^c9*
zH0oCB<;t4oY50iFmx#IWs^51rY*@Q@NG^}Q`Z%*ndBMKrG{aB{&*48Oc=7yDHp7|G
z;j@P|e;#y9=Z`T*K*z+rre5V)w2o4;sMqzf{L@Y=i*mhVo;m8{gz&K>*_YvQd2(iP
zHBYY51IEy3MV|23VBO!F{zNsqd~((>9U$Ip`!BBvTk(gt=&lzA#fEL8MiMq?>tqX%
z#2(bP_g%juj+z<A7k{c(9m<L573%8Wph=4&mg@FUkT7R=vYMVM!N*|?Q67EiRn8l`
zf?cR`58CN>DQq<qX|3I#7&IlS4?Z*K3`uV&sIm?&W<aCYDR+pr^|GN2@Z|W2Yw#73
z2_?h>KjLgWQ<W8(L@Oq?S;~0oqeP3dN%VqX+CKF?k9;7jD2BjY)l#mghsP{D2hZ@M
zQgLLD@SEwA8VA4B#Wc6K*N=s^X3Ict-3Nis&YQD&*}v6B3n`wRnsjWLFROHApT%#4
z^st?6%I~OSeLg_-zT0YJ`Gta<58#_GRPvRD@jzB$8sE!@ZJEc_tApYVbqgibD15|j
zka?A)TxgMde2K*jWt+geji17Zu<CppypE%Amgs~?Q(so;gn$SR^k&%Y4^Hl_@PjA7
zfbM|Jk;C{y5xd}nK7)i3zejW*y@B*eY+ptO(mx;_3GIz;^hl@@hIyXGW8bWIy`gso
zlP(Ys6Hi|iCl0RzG;|VQtodAsje*bG+ptuvd7itwlX|r|g2!^g1##GMJd(46|GJty
z0vKB!nGH_Z)^yEP;CX(yvaAeh7*5RC4l+U+gMZ#Y>y4fp3bb$_tddiO9-=Y)Q$tNL
z_tKE)BTd;LWVj9&S|xb3LKA|Iu*a(9NvtW>f#1up!h+bu&$^;1xZXFo(%r|Ac?ai*
z#CrFOcj-y=Wqigz-E*5!zu8hgBA6jHVccjHjFMLibPQK!>B!*eCovcD0=SrDpt>}}
z$ZCKTT@N*ga}6sL91!ok+70jt;4BNTZa``cjF?iQEv8DXY1yCWy$*F6r}USy+B}j}
z*mdK`Lp#@blv~V$>e^f=e7o%`g`bM^yS`&`M`dDpzhW0)MQH_-1T?SB9F8*%CSvee
zgRK@Zw~=TFnKPz6c}xc9R=~PJuE+hWDASx|3^_l|$5-VS_Dd`wr8xxm6s1e)=kaJf
z@wc_PP+H()x6HxBSUgc{S1(qfIVpPcYuq6j4odx*H*7m%<5BlVNu#6KCUI@;ork7G
zft3l=u%&6@mr1{fAzO45FL59}00Op;Ym|p=TGO(;M<b4mjWmLjCYFxKjE^4mlhmJb
zfBVBJ>>3$F=9&1lOZKBuj!Og=LA5(7813~={J8X0SpfFKN`R|-d@q{B30CeG0oSJj
z%%HbB({ETDR7$=-eE0q#(kcTBq-+AbfH$U|#PcSq6Wsa-VZKz6&Xz%AIK!U)c5$(l
zbeTG_r#^41F`rcVYF?g6#9lgQS#!=QrY}qC5>gVy>k}wpRPT1wpJZgOjm;AZ;lm35
ztOCfIlLdaq&^Doyv*}N&D>r1kpnpYtC#G1z-NrTrBf*+(cq$=VsQ6#z`18e(?JM3^
zHd?tA->wa7VTGjT`C1H0_P-US;bFj#jZh4q1YmS~a1CI{=p?oA&9RMfgz8xbjQ)nm
zk{V(&V=H4dJpL!FCM|)IR7fq=J!A7Pwq+T8V!%zMxU-dGfZDYrKrJXT`nG<?I6jTx
z3`E2CZ9cTVrKU;xZ8ofJcP_X`!w)UY!U&r247xEK<Ci6~4^tDrnpuwzkqa|ZEgxC|
zqAsy}aBF2!XPSon6J$vE8bZ9DE+zJMoYoL=^}s*B2KnXJ<dg~i_IT&%3{Hu0nvL#S
zwX+oiFV(~tZ1Sa*FsN{!^ED<s#Ja-rX{;jC>-D@n)W%4U``+g?CJNaP>r~mUpz+78
z?VThQOV|CPZ=d1%eva$iZ|wC%faK70L43V__DS;*!ZLbkVGfK3nHKB$I`<2fzPS}6
zL5E{@cx#0zF1SbHkey6bq1_srwalPLXJgn7wT4kBbFitxU=_Vt19ElWPl1t0W7N;?
z;#U7LnBi|vqQxii-^ehv+owqUYA1ND{|5akW^Ko27S`YhlFOph4dLM)k6lg;PRN@j
zVYy3D1i@z=5HXj3A7N|`e6~V)mwa>d!f<&9J9om>9gV@*S0MICWHFCn%Q|u`+C1&E
z(VMAABWC(?_Oh|dDok?~5xUQbp7YC=$><TSOe<SJiIfG<^1zDy>7^OPX5;t4?NPZI
zg|Kr@az_P|)CWun^|OZZ3(ip6)Te|Pg~apX<?8I5lO_HYtdx*oPImk}GkhAKAw47V
zSWFrmaw7C7SkilFAD`(XsH+l&HdLUe;;PqK+OnR_kt-L*mc&L1WSC;TVRkKZTPd2-
z(Kem#ghh)3%Q3t4I22OmoP5rMA-%ejIhnLJBjje?7kWX3YvyF+mQ5Imo<VANtw17d
zmXBW+VAq`<x6*JU<o39Yt2EeuBFP~|oE-h7sTYO>pX>u^)KMSq`4Pdb3bgp0nY|E$
zxofx3ZmbU)BiM?xIqHh}XH^ZaiDA0GRfR_V_mlg=^Vzy0zcaX%#5JW*PUi+fzDj1O
zc%IuoeKyk+6ei&f?F_8rttBKep-CKTsg(f(<N}9s?sA|-JWrNl@Bk5%db=!mrFBXe
zD#l6UuTkGR+^u7c(P9K$9b?z!u^C{Ot<eZ15U>k^p!u=SfTL^O?P7~0YKY5CFYijT
zQe==qc9}BNwp~N<<h8B?#~LFG79ti|u!^#O-ymJ55Q>!1t7}g)ktm*lGy)o6M~p@_
zM;K_2%PqpR*WQe^Fi~rrC%Zpna@>k7AEEMiAxJG`WvCm9#0`Rf(F&zQ4v@RnbWn(>
zro4=Huyt;F+4^QYsfSUD9Hj03bOsV<C*{F^^_m>N=N~U2$TS2tmIYdOdg%S$EQp+J
zS#pl8o~lF8ZFMxBB@89Qi7=oJ%nMI+a(i6t^!Y6u_8iO9H9FONOEsZr!WRcIPqiC|
zwyI{0!U-*d60ww$;Vtd*XswqKZ1uaF{Xi>NF5d@}o2C^(_4t~3YHek*GTL72$Fw%a
zPB0JbxT8R3Q+%jSuj=uVLWrELNfAA!nV#)%w;7`o1x0q*(A@Z-PqV<TWz1835|B>F
zf~A2!KaY9@ZiL%gB?6Xx2%%U(uR&jH!aSXg3bsq-n*ceLn?QE|+wb1k&r(&-jyd&F
zivN|I!MVQRX4foO8IYI@x?W#N>PpVqZ9}2^Ga@?SzMg6&vYlF#!53eqGtCm+_sBP>
zJ_UUhqTty~a)OA5TH#k4YP^>3Fq2hDO2{+Gy;=UV|E(fS$_AcCXPe@<KZ+ZXqL4lV
z_#HUg=5apE7<O?KRwjB6LMaI?4LcJnhEfEy!*i_{5PZotlw9TrhUt}S5rhf1@x<}E
zw{L*8*xODMm!cz`#izlj1Q)q+0fn5ll;lCaOlRk(6btpAV3UhkJh!f-^6yZ^0C<k-
z5?_}Swg9!POymNmd+v){w9+b`&1O<t7aR|7c_CTT6*0HPw=gB8=X(r*;B%M~O%hsN
z%Q`DiJeR$y=FDmfMC+JOx$rE|?cf3DyL%W3dBoLEf4HPdrPaX%eXZR<v^xapnDGXg
zyd;I{t0>FeH%AoN3&+6cIu~+pCi;h@t{}8T<A?+I?{DzIpQx&)f!aebDLL+sd^?m5
z_!A}QzsvGMWKFqWd5Y(hwHdX<wNL}(UY4>yPls&#ne4B-b#42b6TZ&tq32Xa1$`kK
zz6^6^S*t_WB&{BqVJ0m|Fg!)cn{x@<@+1FvF}VXB{mHP_Ua??{65}#@rv~krd&qS|
z)K$_^Wh3^>qFm`+8Cz|Y(&tAn92uLdMgoeIf9vF>KM2ra5S}<}{x~_xud+3Ahs-k|
z@Fe}}E!Ce(W7eyhgmSjh)+ej8L`$IbLO+*%Ho=)KWS)|<VJzs1=z@KuT*<heuJaW=
zBMW&EP|rYaA7wZD{?!kGCsRAaJY%%AQ`f!>=4nD3j>_*wzkP)`+ku{vC6L5BWgz%l
z8Iw`)ir|?usp`S95|m`vGD2O7A8fEy0opA}yjJ1=za9aulzM+zQCHB;JS7Kz3W^Ti
zQ2g8#SqI&<?0@MMfBEyYgaFgd4I`eDBn`*sr^G<>oEb@BLjN~O=x(Gl0})M)=f5Rf
z_U8DMAd-R<ISLg<j07hD<`1z><4Y5U&6Zky@UQd<=syP4A_UT80}++L!)q9!>6JW@
z8uJ6SR6E%=%;sVIxkaqW>QXh!ob9id(ExX#^38r1-Oy#%6HxZ3a_Mr^ik=|S9KnfM
z(opo<4+F2?B`U75D~(fL+CZFIatp$>Q0J}l2&|>1(lI}DAOD1O;lx7VevK$0c+ByA
z<5~VzEjrM{Y`eY<17oI@g&$NK=|1@XDDw2PY~XC*fl%IU-^`geXRfDz|H<6=ai=$d
z?!}g))Tz4_Pps4|;3hI~{5#42A47iQY&tBlt~CdNhb0r%?p!anvk#z%8~tyggK+9_
z%lX?UY0@6S;unbNh>d8gGLyTbJ@WJVo;x2wU(Z1zQ2hyO3zCQ<i)U-AEUX;y<Wy+2
z?t1B(#67Cwv~uEV2eO|Z#_fLdgT^n1Uk(WP$l=WD9Jrm(@uOJ77S0LUIIGQ%lQ+l$
zO|ZSprP{f&kh>PdPDGc@;57H2+rehHBUz-%1U1X$c-H~9ugGg%d2&xBe0){9`acY4
zb;Zdugp=wYF~^ndhzN^)YB|+~fm|f~b^7%a`?%(%Tc1Q^VywB$>Gy|-mK!;q!HMlR
zYT&|2yK8&8>Fs_;r?qb<=PTIrar-$9XKs+k6>6$CvxQYl2X`h5@#2_f2=(tE6Q1AL
zr-JR`be5B)rkSoucDH2x!fY0ttZ&&$R)zNg``wCi79bkfB)0+>ALG1WdLBoQv=f~T
zLI_^_n`DtGC-xj)G4^J(*EwSq7Sd@@eMW4Y=y5VQ{=Rp;)I~HUYUFz)JB$L8rEZx|
zvgSvH`Fh%1RPnQu(9fM!eld$O{YC0JG6KeLx;Tv2iMoc^ez?I2{)n##`pVQNg6qw#
zq{v3-6&hDnaiD@@i&}4r!x^f&0f70RJ-?s7zsP#WP4QOiRh2w?7Po;F5G~FX=PO$l
z`Hjg}Qi9Z4=vh746&qgvjkn->lIky$Ie&uCO7OLIlN9`agBjPzdYy`Yg-}GT1MeO}
z{^QO-(z|>FSsU_u-{8k2fj#r3#NLGszr1pIwM`RaWa+i|Ec$nS7ma0ao3MM<36dgB
z#AS4Qo8Mt}s&KYodJpQD>MS7?EZFS_BJ>-#8zj4*ceAp_JetU~ww#|qK6?OK+m-4w
zfqq*D0|?(0VkN4Z9&eqABXC?L0neyiAV+d~ztR3xQNFvqSmjKKT*11Hp7*&z$q*l<
zotN!->>5uJzT#|E-iCQ0WD<U~Brj|}s>OHYPw^d%V~>TL(k4iul()3o<X+qZICfb`
z{N=64+#5a70-OKVGN8|83p}{HB@M&$Niyq}%Y#47hF|;wJW_esy~)KwbA|*gvQa^s
zm-w6O()02@$~z49zc_p}D#&y36Mb{bp+{~{caGg(`fk(+@Zatz__!$JKszz>f|eNo
zTymTyGjHpJCMP9>Q<Ab4wg2mIk^RCJ=(=arFmKZ+n+?m?TW>FW&HO0q8oOA0w!HOA
z^RA8(Kt=sDeV#!op39wCGV((dTu)X1H^?n*Q*|<SuMfyNO0@<tg}Qv8o-@RL)Wt8y
zyiBDudyv|SD5w!VXHy?EaF{XD8@`228f*o+dmb3AIo>J%PH5ek{i|NsU?Xpq3?4aP
z<6MbSZ;ovji-DH_AjvP&^XrW(vp@BEUeF#G{SHsy^r;ij9A=DdKEgQQ#CidSJjqSb
z=xjbsx|WnLG7OGJLp_uApsUc$4_*9x_T46V#N%Hmz&TgaC`vT!^7n<nKw!`psuNVr
zuX~ht8ya}ZZ~sXl1xgn`o5j4hAd&<P$@a6T1Rm#@_z>+%WaDA?CxSguL^J#7<#9fv
z<y2iG3HILgiYykvDUgn#8BVBr3d7b(R6hu_D(XmbY)!YdCb>O??J;Z2c+bZ%R|K&9
z5jIgfGH>&9w%imJ{VGi}XP04oL8+)5Vf5#&JaGc<*0BrKscV3N+dC<Dw-<c}S6E6g
zAM-KTqe<(jj?(n!<HaX{G&$LHp^O8eqSy9-<Vu(mJ)T_5=0l_Sm~km4wLy${;(M*=
zJ6@zQq&F4EE!!Q>`Z?NOw%R16Tn;l_C*54Ys9Cv#K(y-VaeN+MCq6`!7O|(ig0lZ(
zVPCPxp48<r;~Vh!q*_0VC)DsX{=2W;5L=Y>MShc3vxLCWzBWhh<ohmhU!A{S7^uLg
zc07TZ5caAH5IB*mKU25Jfv1L{VUl}%K7DBJ<myNa6Tvblde-~H_x9Rn4MsQ2NcoB+
z4xu6^n;8AOuw>xGI-6J|qWcz0c;oORUTbHjaDqeD)#y~4{9o0tdqs267kl@ug6DtS
zjY>FAq<OhK%(gR!r~!Fak*Gefv?Eeed_M~4c~fS<UYDR9Gn>2|mhwXzAhfJxJ9h*k
z!5NSm^+a=<>~PJKC;Dcj{k!L(r8(-9UKME6^+x{=O1-IFHS`qKp?#vI$<sTZ5p^sE
z4^B;2F;>l%Y_&L-vM$Gwd{|Wd2o3>MMH|_9K6RczLYmnZFKg2VXIZ!w-?<dSVk2my
z1<!Tq#5B?RE5n$RO}lymo!ns7rA9Vr(3g$8;ZMFTr=p5J>(tTvPVvw}w?sxaJZ#g<
zcCPJ7f+To=WysJ!RboIfYq=rNqqL5_Ita$ht5q>Z6)w@RQ2Uoy2~d)xhIpmtaXkZH
z40l~JdB+vRF2c*KcH(a$)l?_Rd}oIo-s`<?#sdQz{xSW_7UjbKyU72`7x>-BVK2qy
zb*?<r81yI7z-w7V%bhn*<wc}%I5ljBEk;Ia!4KL5#ksJ2&vi1N7>hueP39AUap|1_
z+)~Jus&VV<_Gepj_CMur>qBg|^+8c;X&vLJ(TCQ9sE9xTpbyL-zBbluYX}BDxu;JP
ziz$M6W}<C}k`;_9!LUM(Je|HZ>Vf$l*Vt+owV7ZaZhq#&-=;(Au!2nQ0s^{%H%DX(
zd)q%!Og;%(`E%k0@<A~+8r-fb@cZSp(p{5`E{wEWQwu1?07*Y3)F12vL>>!CbyKqi
zl(papo@6E1@<UwxWO~DYFMgQBZPWzv;LUW%Yq(Fo3b<ytP21=#*hBTK{$x*(hh{?%
z+a}E?n=28vW0P1-L|+Wr2TKSVB$_;*8pMQ8QL|m830}BdG5Kig?f}mGQBOO|0P7UZ
zKtOTTGpeq+lo0XdJ|H+YWpaFECD~S(`6)Z4pr%f^kVcyUv8f+H=90lWXOZIKxXWm&
zXqU3R1?{8f7lQTBrDw-+DlZ@W-V%pc<o7KP_`S^=rn_th<>u2hd5&{vnhFq41+0N4
z0x^vP^%++-aVkEU>SJ2B>rpv8N=x@)G-YmbbrNg{Oadrg&WPU0{08&ugxljM``4w6
zJIkubnD)BFf+xMLqQ`=|yF|TY=Jc#K85x*4YzVZ^Hyc*q;ie4gm)9YaWjQj=J7ruy
zI_D~ysyzpL`f@w7O&PA6`lu_^dY)TfaivK0T*_zM3D|awXF<3yRx-k;>#p;#9UEbc
zgIm|E6U)*q4!x|f2)basuP$c&6LrCh93vKf+;{!K3v4s*^}aH}vu`#;d^S0%uMP;h
z4cNpZ$vxCj5m*>2a27~PTMvzfO{(v&=b}gF4S}H{UZn|X#T))*KABe2JU8k}k1@id
z)2G1|Qg4z2Mw_BK-XRj$%!c!~(=pAhjZh4K%Q&P7D8K?Dq_ls^EdN^y`CDT^kDUC`
zPBEU>H0QWNr`)y~jJGctpIk;-JtdA@b@-P{A!|vh;&;zEN?27eUT*DAQVl~82Nzq*
zm6*kEXa7n=0;I8+EaD=|A9j<D{&qbS<Dgr{n0xjbuID->WFFoh1c!pBzX40a-%L3Z
zUV>yoCmvBr)f<?~C2$}F${U)G-&i6fto3NRKc}XNEI~?^5#6X1y5RY1aCGfFq|cX0
z`$~)pX~Tz_2F{>Rn>meE8A1o?w|-#ky90oQkO{z6oPbo{B*aD0c}&!B3#~zC6|SMR
z)F#>;Brk#jS))AmLIaOjdvg3-!2oqeLz-*J*JPzkcom_co5n=~*BX)*CuwpL4jv15
zzKNEu+rp8wSUVqz)~{At;H0Ph+XCbpOym==1xVqV{*E`A-~+2uec{!ckpDIqfdRfG
z1w13Kp}L5C<;G;yfy~HOwq;CB%Jys%rxryqAbEy=PchL1HTo;-to#DXu%7<?W7^-F
zANwQOO+|&$dJf!aWwyTHQ^=fj!r2#R4;MA;#n94hRYtxr6NJpfhVeDC+4Bg?A}pVX
z_B6LC%Zu#Jp+G*g=-;O!mx|(Xju#f>A%UA%qkl9rQ=1e>&3`9G)z6=9RU!lSd6?G1
z|4(HrxwUz7GUK~yZA0Vb`=8R*KN``q|C<KU<N?CLWdUU#C<5NS;bC;+!=346xHF|Y
z3k}#q8usn5SyZ{JcvALu5|7PJ-3aeTb}u^BR$Un*eqhd;$m8dv7Lq70Jr5wl5OAlW
zEkISF`d=D>p;horiL2v88K{d}kFYP%yWZa+x^5Z1@#YHj8>bqmxn$^s=dtGY=<HHP
zR{hSQLh6lxRY1XO95)hudtYcKluyCdf~!mUm$!EZxb2g#&XXU+&6bT!q1|w8%fCfQ
z>Fh2l3Nrx5u%mZSx-xQXHe26H+aUdg&H%9hAOaV76Y%KO+90~F{Non(h3G%pr2+E=
z;_!fn{M2CfJYDB67T-<}b>ZUHa!U|JqKOc%E8rELQ*!OtK@4V8WpB%!DeE1M4S4vl
zcf8A7rI@oH-%6L-dWMJ7O^Ob12-<=b#3#$UWrw8Xc(R71(6@#^CuS@29qj`ld5@Ol
z19DFQwFS;EN66UIAaYi-o%n)D%psoX!AKIMbexMZ7@EP{ip>5)l<V%==;HWswwqY8
z<IQI-qkXTY>vNI;hTtn*@zBcUg@e>7E+CF9zWCbI{f)~d*#X{0Dtqp0!SZRRo8)<?
zB<g1iV0pFQ14&>1{cRSUSooFr{{dt`o4*j}MkYK@ai2xv4t~lgZlceXwuQ%Qcnif1
zUw;GQ{t`}Z|A%bCwj_9Mp|HPfLe}+m<-GUcPThOCp@7@;%fcrarT^l0b14SVl7jJ6
z5E5?VLW|s1HKV$)ohRaVGK&AjZ|tP_wPT-r#b10P{$fV)zxa)w6u)+?m#_FsPsCr!
zCVtCP`7PY~N%3pvc=?Kd?}_;LGKzn9_kQi0<syCsS}6M)ia-7&qxg4Y@0Vg2x})L$
z`B9V-k#33e^zfA(Zk&gXC;l~~7Iwn~fJlmO1^l}Ny*c^-Laimfip2d?0sbf1bdaXF
zPK0b!Pqx(#fb`#rbAY|qtbpss>1=+~n-0ED!@UT7lu-rRju|7JFDK+xrdY{A9Kqyw
z2Y>p<7hyb*`z|yX&SWKxUj5&p7UEAbDq%M)LfsdP`2X2^_wKflV_)?D^C_?<E6eiP
zmP}HzWNV^XSI@D|mMssZiL;ZN%LS33gkzH60HkH*)8AiJ<58fxBsL#<4ZL>}k!&=8
zuIlPvy$^m{o)GfMk<j;ttqU0Pvh^>0IU@<4{c&&>^x&;C?mb!%ItwmBe8H6&{lqgH
zh3ud5=Y?;NoEYthEd6|R$nR#OkCLsb`D35pQ868TuxR7{;DIO<N7uI~gzsjg(6c{D
zrlSxRXu0G$JvdK&2fTOEk24bGWt=QngQXlP!>gNCyWeSz!hR5qM}SuBo^B6E*cbYb
zv(ZB9J^Os1)|Zd}12;~;?+-d2Et!Wk^XLP|XqYGye~5^Tz&koVI$a9M4o*&5ZK$0W
zB)PJ`XC%n;-yA0=9xuicU6~|*Izi9BX<bFV4pzPV#f(e;?BN!PBwiNY0Q8BLXDKXC
zF%xtmkoO_~d$x7oEICJ>qq>*IO!R^{Uu$onE{AM|$=Q(qJ>zOWdq`wk?S*<6vK1!Z
zLjL!RtNrZ7xox!<>QKm5m|O|@-!rcEvzOqu)h=z=dHo0b9}ip2!=vWm*~ixT@u$OP
zjU>3`+u10v`}}43?FCw-If7RDy!B5q(`A3oxY8xIc#fy$KY#O<?4Ze3xOH|F#iQ2o
z06`fDE^jqC3hs_yXC%q97xtgRq`hpSbb?^m8eYR=Fi1@b6W`3Z_|IPUA7Ej;VRRkD
zo#=XyBgsWd9{~1NqYc?({+Mm0_ny6sKaY{<5e_bw8vn^lOuDK0W5%_9_EMfj%0X~3
zzFZ1Nce){2%0Nu4bn#)v)qeH@{NU)AtYF03U^`BQTBQ7-BlB<{ne3;Z&zq+wK$5?<
zPLGbx4$o6OWB+kBYG~#7pO0-4tKkK4jOGRHUf>tTfkl&K|Fqd;x}2Q;dYdN7uQL+m
z*>4d+lqinVWWr@_mft@stDo){_4nDRbMWjz5K(7509m5%s7HX1hI9iZBY!krP9RYx
z)XvU#&(Cge9};PkKg~v+qh}AC<laH@>{8AcT5qIVkI9*m|2^Y^KYR2<3r>m7Z+S(Q
zvfkuUjN9MimPw?>s!x0~)7sY^i^D#_;D|3*H(2m?5JD2AS>{V206ds2*!__GhqW(0
z%((2&{(LqLU0X6Fw}E1hZqf_efmfR&yFL%$%#%}#m0tuIp8Y}mBFOOklR91o8J_()
z{8(h5qnL9$IG7?mn~N`IJ0rA0XU|8mCUVd!Aax$;^7*N}+yi1Mw0QpM1}}&fFG5Vc
zkbUtYaO|VdBJQ+0e<W#*71rhQFJ?P0o`0M>$taEoJ^1ZRskE~Evt#jec@gsJ1=8h3
z$gUSimlvUwKRR8m<B9X7_+qy6<=u;rV<yA%F%Ou64ymG8d@&<oUW6cfiG+C(lI#T%
z=K1F`5LA8wgb9THa?KxR6JeV#LWFh0Zj@5Rc<CNZi7~Xu&X;)z^CCpp3na|evyW0B
z5%v-Z^CDpK(;y5XV=DTc^u9xuiBGegGFvY~n3-cgb+G&2gVejywpJ!yuDwi9WD)dn
z?2rBwgHdu=_9E%?B1GE@-ajt_ML!|>P)^7uWxSd{W;=C0JbR?3CgON2jn|8elILZ9
zm#z1^8Q1&SOQ}27dwrqnJ@hXFltfFY99sVOOsn2lZd<R1=<)Cci{a5?<bf)SWNrUP
z*c!%Rgzh*uE#RghQeCm?wy$R-z_S<ryZ<=$zNAZ(=lpe%mSau?TCoKOliF5)u|#?H
z8pjJH%JXj@@e+yh>`(1SCJN$KY-dXP^=xNK{pFr1?4Muuk+Kw;yxb$@+0x|sCorhO
z>-o~;<sK-@qDgN^C9<iy7d49#pJqEfcAx#}aq<Pt78`l9#oAKZEf(ucHNM2B8CU(;
zpAQqOUSIO6Q?<ro)n{u9)p-8Zb|zN6vE)^!s*S~}&(;m9vG?p{{KTrSFJ;y9mbqB-
z{O_5h%b%xxZq<_d?VhE(aw+-n`M0G0SpNklym$Qh`22YH<oKVv=f|g?|MnJN|F6H{
zzqq4324vre&gA(%`stTuTEfX&`CFQ%{udO3XtfZw(2jrc=)XPcRsA}@=HXkFA05?d
zv$ZPEuiVAsPuZ$Gzh>%I<@puUwkppraBNkcU$@v+<$J#f;@UP&ssDS?2>4;zlE>H5
zl~Gh7)gCHsOJ1{kF15zwtE=)ZrUY(DjGpiAog8`>QQQgQox0Z!dc9=mw^0Udr{?XQ
zHV+P)`==+T&7F&$-~Q%(Jw7=9xKppy{)%(!Z|6-9MM1;M!Ol;kXvp6jc-LWPbhT4z
zufAWSe)P=iM`3`v>Yvf(RX&*g^~Gg-XnkY9KuSMx!6!J4oG$pg-y6F<)7e$n9R(dv
zzp_LX@o<agbMnzLuP0F#Z7-71h5gkv-rBY^mDY}@RG_^eououwBxLUwWp3?RtWREA
zNHO<rdxRP@UJp%N=+)sROoGvxSMzoN+VH38pM)?h>Qzof=Ii+7-2WEb`hj|1L|rq1
z_c<B`+nI_<m-WZV$h!!<5iT8YpNxELH0a%UJ{TeP{9ezCMpyU?1mOyTiFZZOU>5<d
z8phEj+8g(S&LWDh?ER7xJuiHUIz-mhEA2(Gdi8BLN|s8+KPuftv2T8RkL$jsbT;${
zMA#QKVbi8=9p(VgD05~KbuT0ELpT^kX1tj!C23AJuBbK`_b+e(h~K_JVZy|F^$GsU
z{<!aj9TZ$^_oDVU^yv!VAq~W2ue=otwMJ3v$9m)STFP$cS7A}5je32-@qI%~7Y7CF
zc%5-fB`VDupo1W~wsgHg6!(4b-VlY~P}O0uU<TuO&x>)=V$trzV(Z&(Ow+c{{s^Ll
zFeu*H9A_D~cr_9&>kTGPHljvCrM_AEuKokxku-|G2OarNGghG&+dXR%8FVrKm7KfS
zl8SKM+;&sW9Ru2zDe0T$b-7Uy$?8nPt|2@jldA+q#@Kf~kS!VnARPoUNo{QRV&}%?
zndl_&NBLODaMY1TL!^irfR6j)o<AZ1&O3S(``vEX_OMYeXscr!H&4R+>8ub5KDIta
zx6LHMkDxss1#8}ZFG^_VQcMr-30V`w7}odv>{^=Erw3o<ZcIbutMo=U=JB!vXy}I>
zjvo&E_LX-TN8_P6wwM`$<Y#(WJPYK{o9qszq-{C?at=2!4L0MTGe(nHULQQoYPK@j
zogrB;8$=8}GYL0(fn?457+%sLXO=YK$KeTEQMdIOmC5;5(6KOVgu^i$v|$}jaHH`k
z%sLGJOoz6Zq!VO=h+5YXK+I|z7kRY)gEo%XB#GJ~K6F5<(N(r+0iK8UBt04=aCURr
zlKf1oQFpcBt$ADW3+gO-Yxm5*GpUtpiw=U;r9X7qnDzDTE&BzE<Xi7L24*WKy&@=-
z$u$`E^$Pfg=r+W<qHHg*e(VntAMh+1c*%&4LvVM{AA+I5oEVIc=sb2~&dl^Ued8sd
zEf^cygQf%j2l0S5pk=zQha(cR45Gm*PrT-x^G5V-cVD>xGV`v$lDuUJF=nA(uW1&#
zT_@=J<KF1bx5)OpiGQ*@mYJ$}a(?+WkC*7x7haz<c#7(@f)V}BD|!H+RkJGiI}Y$u
zvT&dX41}I|t&5u>Hj|y*6n?00Y&%w^+;BBZF7xm>C5#T<OafG1g#hdX36xf>`FKd-
z21Y=FZOqE7c}L(-Q+S=weTpX|aN5XAab!9ak`Y`*49%RCaTHV4NX;uKu4@cBXSz~S
zX?_7k41hg369>H8uD_E{Q-BRcM7@7z96-YAJ0JGEKNiIW*|hFlP+Te3eL-9>hW24O
z1PiKal3;VYzA2xlxI*Cr7>g96m1bX9rYJZ_yIT8LfDG`M4c;kla5=!c3<jiH;as~Q
zKqj?EI&~nj!@&@!6o0g@{J~|w+9HlV8rvliLVzTb01KYlSS!*q7*D{5Qb;E+uvr}S
zfsb&W*5BaZgA@z~oiZTIP;yA72?AJ<l}Y;w*sy1PUrBs7X56pQ|FIb`x6J-O_gPyd
zABqXq>(dym#0B*({>f*zGp@M8K3I94X%Lf`o2?V672^*7V#!qdQMfwJud#j6{M+RE
zH>dS>$jd5+2kh8?_4a->_U*qM;a}>IdA1IZGJR+9dAJz}9Me53pNG|fTNWv~tEBRI
z+;Sud<8^LOg~OxUZVjS7SyS(q*<y<NRA-2|V5$>DjDPQ_b=!w)TK5RuD385WZ<qRg
zz(B)Rql;j4P2PqS+mU(Xca;0xCbb8~tWh{5vo$O`Fk%{W^_oYG>AmLR$?o~#0Y0T#
zura0qPmpFxDh|%9^#xm&8R7<fk~u1*>)UmO*d>`>cy-rZQK+35sxL*GUZY+~C#B_O
z>a5bCUM^7s3LcWNk30h83SceP7&vJ#pykdm8nT_T^Rrjm84vQ09-F35VG3>1v~~7=
zT}S*W@lF9w;{>?0xfDCK4~*CMhpl$f!lS!k`uclUd&5>+BS86(FBrn@iR_~nLEN*T
zhgM3d*$8Wfcn+rZ7zQ9%JyA*mq@%^meyFXH%NcfH5cLv%N{081cZBad-g@2RW}UDd
zdwZ~-ZhIe$T`b|-(3D~-?Cwqg8yni58LW>VNjo65r8G@ukuySp4a2y$OV0c?@3?EM
zR}t?1#`3(mc`I5>uAp#+z~CBnV9+3Iyp!y2)VAv%>{loPq)rA6I~!;$<|ab)`876U
zZxp{fTb$k+qhzYQ5gkdc)K}S8>0OhN_A7E-$x8mmI0Qc#Wt9d}$9u?mGKD2ZYTP$1
zjt}Dkoqpar8S3wwcYTI=Nv<tNh;_nl*C<*roHqE4osIjA`gTL%1clWa#A$A<ri_-*
zQUDYCXpPNWj;eD=juDO+!*lS1(B@D1&3LZ*<ToX|>Kiz-G1!>;dwvWE^WBd_e}D!x
zKr15@1l|8{#x1xa_41^43AnH_w&q*Fq>GwFxKA>K)dP&pOqqJvh`$jUkdPyeqD9E$
z4sjd79@B-lf^5PhV-vQ~WR?#v<!_JXr)@+cF_{Qkax;I3_0Pd;`H)n&L?L2hbGzY&
zf%uSori|r$OxE3wNeCz6-N!p7>q|T)Gd4qn$e?urX1AYw8l!D(H{9Hle3U&^Mhm;%
zr^8QZO?dq2%gJGD7t*EmY4-~)KRkehgx0(>IIRP97(0T@&^P(P!{XzNy?F3krXULd
zm?X_9)*WyRK#p3{$;Drs2-zUI;;ib+=?f#LM%(w>4Y!;yw&y?D<LRM^OGm?oAuY7%
zk`n7iT45ZPR=mPKu2|+IUBw);*~h0caEQCy&uU`u`+7|=h?IbbxB?4d)CnBlX!18U
z(QP=uwf@Yiz5L^sCfr?U6WE;ARGwZ@S;=3Xl{_cyECzBnVX0Xp72sbP$SVUm{I*i8
zx}7369ph>kw_xCbiG0v%L;nxke$U-jUYo|>DsI0ujki^dSA4Vbc)NFW=^PQGKNn%!
zCPJG-K1rj4DDeIm2hc--{w~Kp6v0sdQy4HC0!JydEL*Y6j-K1imp~-{M+@D$5i;yd
z9@rS_iuS08n)NP12<>(N&79>%qAhLud8pL(2SgaNN{GfVak;RJa}56j(&`6X7p-_a
zX!U}@<;X1zyYbFdabG9v_EM>J*B$OBn23WUL$-*grU-a+9PYs41BI%*<w`W84ahbY
zWHL}vMrLD91Glrd%OZ}ubWi`gANDBdW)26H0G=sAD8RRJ>PzV)E_Vjs*o^c~ij+cg
zlN(sv#6DPiqIM1Y(SCyxdBqJ#HvY!4F-@$Q1$du01Ml>T3V6Rf;GL6p7T~?q8Y&g=
zu7LN#fp_m&0B;30%7a8eY5VBX5h6zGz#F3AX#j5~(h~>XikC+tk%koKq0*B8-bAaX
z54@+qieifxU$0#eyPses5PT2tF1Fk<fVYIBZZ-=6Ia7d8;BMv6mz*yye|oqZ)P=uf
z3ZW_9g6K3i?*8g(?=}}ysQcxi?u@cCfbQj%<*q<?1-cgwy04#st=oPcsG-I3XwA(+
z_hSPN@6Mv>a*OxZsd2Zwt=ow%;7uOsbUhbxqXcAS)uee$+*ma~Yu0Ty*rw(;-%l48
z%$8H@X+buz&Vs=GIn*fU^kU<`u;XTp#O`{Oeg6AtY*H(XDV(g@ChpdFnr2j`kdS=Z
z^u8Q6@jst-KkpxUr=L&$XEF9}0}*oAtsVQ%26or6J?-M6L^=VwvC-zn+>}St8p4Oz
zr&trz>z+E;Wa7#Sg}*!$ev8Djz;Pu8OgRFp;1jA*SyiMIi!dSn@?6uURiuQIT&d|M
z4-<hW-Z{pZtlOQM8U(2O64u(8Lp+T#ytIsB_y{!zSG`Y^y%6@PY?w*L%qw|NTnQx+
zcoeJatt7*sz3pwj^Qck-0!a~x+*rlY#hF}5>IkPFx_&|hCULfm5)=%4yo61YY>Q|j
zw^dx<cB>h(-fi2Fmqu1!8Llu{!!<T#)I8c>!E3)Z<mHl&OkysuktW*`b+bP~w2bN*
zowweB%otMtfIl9Uio+-wwUFt68faZgXL1iWLiU{7SyTr_9RpaVL7`&rkw#|c0&TZq
zpB97!VXl1y5}CT6?Fhua%qqRoQstCQV~#oz4M0g1lrkG!rd43FGJO}}<t6qjlx|ep
zLlHt!0Vo9tsvqi%rXe!H57dZV%eW&eBua5F|2X^HWEp_Jng`im2PY@UYYLGHj8K_(
z^(=oIoODlycS&Bzjq9e>3$#1|W(vhYVG6ko#Wc?LdM@HJg}@j0knd|3_hRry<NY)e
zUtGbW_zPiv%A*wpTuZEI7Fvx?FE1xr&djJdK;`j&L1Fv`;hx<GDC{k2rsR)2U2Si1
z<*vz<u@kBUZHo#mf1)Dx6U<>>Cb_|cOw5WaEw^c4Wyi1V_=~sW#|_lFaN_n2N7bP|
z#YrMIlU8s<*?Y?HslZ64IGBWfihadept2n0NS9QI&xlY@`xUMJ;(a~w{>$4tdE3DM
zj9}5yfB7$DD;m_WZzAH6Fij<cF~d$;p0tNja45XHh6yQcAGO9uo(XoAV5jeMy;k6x
zwD@vSjhVC{e2>eibP31vqM0}HAM-d;dKVf(A`bUCJ11mA$(3ngPO4VH<yfh3=Ni9K
z_H<Yds-KE#d{DH~2LfnA>URf~4cb(9n4x(#y+^uMGKaNPFanHwrrknOdEeA>cjDF$
z+ivwV*MkzID6mZFh%D-xC>oc-t%|;-aqBKOJea8B%XNi5pMLR3l|4K=JUQGy&!BJC
zfPt$GQmMq8FcXFMC37LtA4RYc)!pHO0N@m~^&mxf-*j}yE9Yep_>;ZDk)(?o=Cx6M
z)av?f&0Fg5ZnzPTv?ck}_flIc%Bhh1owEXbwELB6O`$6Rlt-kzk_7`LoYTe_nXb!(
zLLmlp+aUGmIvk)g1Mhvh-c$_9h?V+C7(r*%r{p^?f>N=cwBVMK(-upqtPSPTD4R#w
zYU^E9_tXp)jVUxG!F&yO?RM1MJzK%Mv&kauQem}9v3_YkU)HeUOn(c$lAXwYS`OZ1
z;(QB+knNP-o?5fEYTlTv8z>6I;sFx<KS3PPwoVJl;~S8ks~fQt;ZpX(DVp&|X*1Vr
zjg7QmSxKE;utbM_i#W#7zV$GbIO^+8Y`k$t&X6Y74bNE2Tp1wA_W5m|A$gvgHd9{M
zAj@WMpRn!s2dy?YYN2I=(;C7+;aDAkC4pv$(u9GVEMQTf-9n>mX6q{Qr_%CGz-9aY
zedv8W{`KSAlhdzRgBj6Qhv28QfURY?lCa#iXG&gRQ>S2#EBToGEt(iuV1)lYLj@lJ
zR?`aX6IauChLM>FFf2329-pw(6yDi-VY8Yd@Iy@FY_sYj6Lz`DT^k$0#=G|&dvrsI
zA;f#|v1>D2mHg&ThAVXK&8<N9^<6AmHSp+_;i?2K3RBm!Ek=Bc#Itz3l>qS4S`|7^
z<?*gO-fzzj<RVPSzvX+p*=Ez~8S9A?+E}vvN-;MmT9AEoX*Gp@a!&4UHn<p*6-+Vc
z?!$Ey%okjr4-FCE;@&5u@a5zGm<pp^zYY7%3VlY=EOfvcc)<^718AEN4N;J*hbDMw
zBLy)N^<DYdLq$tYDhK#5)+hWyjlWRhn0;)<0A(&q36j~N`1tDtl$(w|LIiKfBMblg
z+jY-a(pKvR=g`OW&j$X6h3qTY%8aS(E7#LJF~p|1d0zgn<*2lAr*R!San-WzOiE=q
zg{>4Lmc~~ZY-RN`^|hl>&n@;!zku2~X!pi2F`5eiKB<S_XpAmW=#>VBB&H;fEcH7h
z69#ul<EqQ1e(q&2x<Kh%;jCTbG9ZO1wJD6OU<l#^`;X1vS4<5{DB<2)Lcy<Lm#v#i
z4C8!>gH^u|0~bHn!EbL-^V0jj;fQQp^ae2*L{W;4UMaVM`4_N!dMM#)dOa>v9lnkm
zajAXby~Yy?)ONF6QBg`eLo0{8qYCG0>AKBwMt}&OqY9!K59TZfHe(@Z=ed%-nxx#k
zY{<6$(O0x!PEGy=6W;o%u=b}4l@Vd7x!<s2Dj(md=Kka=8l!ddgu%bmf6>+A&yT+Y
z1_!@W!RoKg<MTs09h!%`2iXFfGhofM*#QwA*2F(*{TSN0QxS0W53Y@}s1A?Y4sf#<
zaE7V%9W<#s`p1`Tief9GV@y<xFbW`e1vY#%$wW_~qVMc7Wzo>@w1#fNsL|MNxUK9K
z8FJk&QAR85VIQp#0!CE4cG^W6hF5BtxtjRj$+k|`mp8eMmCSFKkV|xOq^`DH9MNw)
z4d?|&8b%00l6?lh+XoYoi?OiEkkyuIH<Lexs$(6X14U}fS(wd6z{=dy2H4~34Q`-n
ztzt1%4i?^sj?|xFD=K%;c%ZZo3kU>S7B+iOJh#0viY3sxD}V|h$jYdB{^gC=Ab&uE
z1~Jg(K?G3JpEq86T%a4*vm?1URWiRaX2A?~ntsPa><$Xb0ghx4n4QIpfA`p9e8T0i
zJi0fA8<fs3LH^j1xR4TRA+Ddco3MBwTdx~jHuA`kV-SUW01|;fw|OTw;Ddh{#$f;7
z!Z!skVS<ckEGP($qEPypLVc<D%ude<D`jD{Z4^dZ#V#bJu9(K%Xlrb?Qv`^JyT~`T
z17$IIt5IvLzYnHRv&BWczBZ$6$@c4Hv|XRsXba(58Es2P$%`}ED(9!%W#Y8Xq75A}
zS7o%7_R3Ng_<k+7R~}KX9dEkeT5(y`L~hC^a&1Sru(4f|xrMwhNrb{RQCHHSl;Li;
zQZcz`kaD!o0HK5qG7mpBZ!sNG=)lJZMhA(v!l;e&mV8qD_^*q!cRDbEfp%nRSPTdd
zawXRS5S`&@j@ohzvQx~Hn&Vyx6H?@(V~pLXiQEs)CM)#tj7k}dOFR5dk|ob7sn?Km
z1VWNU{Phwklcqf()+)Yq44y$3M#TfKYz>51*pZepUfHJ#kzg&c&aUmH<0L`#=&bT^
zo+X4eA5v3Bj&w3wIvgT5Svih0iHJ0B^-^O14t@-&RTs>R++LdOh-lP2AbW6H(*v82
zVrCI6X?jni%@TEern%A2#79V^*_?BPQ7D^nXkDq&2_~+jC`g4C3gsx6#(oRs0(a%g
zI=x2gQIk~PlGx;>E);PH#%ybn875bx$~l|zrt_=1+1{HW2AR6xDKbo1;ktXMqq4h|
z{YS=7JJB_&aHJsxl_Q-oxk~*eFlQX?Q&(8HbrSE}Ai72-9!&JqGxfE1g+I;4;t2Cz
zfUsiNwc0SKT~HhM5s#o<m5t)~_g2(xeMW7E;zo&g6O70ThX6?5dqqYK>cnZ<jPbBn
zu$bS_=1jYhQFozTjz*stNQyPJFf)_qqbUL&2QIl5xT#q-;F_)Rm=}E_yW^gD@S+|%
zO?Ht)y)pN5&l<3;k>THXMfsE_=NLwY9eAK9&lo1gAPytg_z=BGw=8#u<bclX0r(;s
z6k)~K*9(D@{b*#Dy3Ag}{gp^W^=RqS%kEjotW$lyHt5rId%>yuTL=#y6|D{jkj=@s
z-Nx|;n!s*3#+RIr8N=s>{|xe!U0jDSR&IZZl`!K5!8M+ZEU@@01wwRHNJ5{z+bqFN
zG&-u5FIdDT9p`pV57BF|6d_gsUu8qH`@wBTQ$I(3ckmy3=&5lenVaR8ixr~%=pyX7
zc^1jL;C7yw$W8g+#p)^Y*1mAs5o;f<3C{WsoCx&VZ`sOg;9(XMF(AQ$u8TXg?q-;6
zfP9(xk1}>oq6bDaYy|^3b+Jwwm#w>6`}v@;FPH}RmC?#0*+=WdFsUw#+x!H56Gq6X
zV-P{h(e8aCt&7ABh04%T5Fq~v5}VhIq&OW{nV|PBZcJ3d+cY?VD9P(e6R~_W*W&;&
zH=}dub2LIg@A(xS2^2{Kc?oDk$ya<jgncv*2lgCs-~k$gkB7quj|pcKGmv4UM!IPi
zooq#Nc&4zb23p)H>a?=y49HPnh{hc5*wYp0aHKVy<0o*2bEpBq{HBOSVAnZ)&ZDiU
zvpc)jO_-HQ`7=QPhR#WNNuGC*TT(i8>8TWE@Id^LsU?sVd>o>+5CfnTtnfI)peYI>
z9vl*{A&iEa_TphP*AXxWj~86{SWhQK&s<V%cy-evM=j+G*6F{L149uZjSt%mw=UJ@
zv~^_NSq^mN7Mge)4~Rt;wys#ocB>O6@C`Xf1+3S$*X^=d+uC<#Txb_5w@@f;AFZt>
z0VKRVrAG3RfK?EFdasK(fH7by!KOn_puA($f-!3^iiQ`yV>fpA=hhV_R7A8ny%i>W
z43f;t;1gcH!s)r5J3TeOiexD<&8$w(DGb%(E^<rTQJNUs*lN7rYILSxc5x9O3O1)_
z$vfrb^xT-)=?NfFIXz2z^2Iql6|5+CnXqc+PEX~s(pnYnpvvi4IXxdcQw6=?8>1FX
zb<p4#rQR>gCF8qRTd~is><{}9u^_t#U=in`upSIt>NQZOf|r3IQ~9@g_M3eExs(D1
zuTZzTLEK`aqMX@&hKhAZbprc%WhE7jLm9p7b>E}Hmq@oki57B^@gl%rOKCK)IFLny
z?XB_+=U;2YHzKcp@U7+OJw~5S`5*;pl*L=00y+swD$!-iL8DBrsR*Z&)|)=nM&V2s
zGL0AQ)Dv{CZ-2Yw^q6hd$l)e2mL_&z(ZYFY&GOvx4)=fi+v+Gn4o&+TlzHg!sVlk@
zcEQ(VGNKEqAl@HiI4~)>3z4D`85`=WoO=$_KUWx{SmMmDy+RJO?@>tV3{3W<->@x%
z92I2H$Gn&WsaoeSgwYpNX@tyRF=`B<Jv^9*{1`OcXRAM~SY#u+Y4?KFi<|Vu7k&~Z
zKa)-b{)_10xDW+-U!X|A7Lv5Dg3cIqXV@cw0r)Pnw3%neGn-nBY$ao!E!?iT+mBrg
zK`*@IH^IBX+?LNxFJbI1-|<?sQu!iA^l0e<vWM}?#C&)C5btVUETvJlJlSknDMCz_
zT6928EEe_vhY=J705&(UA|vwI(0y01Z0n7^^b=k$L8^s^q>q@aiddGmp9F{@V5f6d
z!aiFjB1Hn%7dgIQG@N7~c)W^wLFohF%`q)a01sWx5+>gdzlE4D9>J&tLnb|bwrYq;
z0f+Q@s47EgT!zPxEJzCj%MzY;JP1ep2<5f@7+%tvn!D5dZQLHBAE6VS>kvUg9-h7z
z{)cUwZ#>+<Hk$4;pzOjG@_3p2!|Mp8u~un$GL8m+F1S{|kQ#Y3OrK5<yL?ha$fjc%
z-VNn6P{f}yT6q}zXic2$5=DsiSD+)@hitXvyihPp`jL<G4%lO&${3$6<iR68UdxI{
zk=WoXXg{Hd4Ldi}B(FDKn3k_8ERf_1Z4*cG6A<}d@j*`XU{bUob#7jfsK|%nnHOwc
z!JQyU-N^oaTd_?mbgaL()8;YEDxXUA;^@_B_pP#&C(l%xpFlQN#K^Ef1wl|)7t|$6
zM1xl&h%OT0gDg*z279Qoz2kjq*1Q@S(>^upUfq1t@apCpi+KUrc8GHW^X>cuJN8ei
z3ZraSlGRQdwz0A8X8xrDxxo{%ij~P{HX@%`8U>HAO$|-?=!HzJZ?58O$N9@N1YL2g
z(KbW~$5)1p+ur~CYU|=tlaf*5e{F5o{{05@^bWAt{0YC3zkyCU+t34Mk$p^`kCrr=
z8GTxWgPgYjlZt$#F7fv40Bs+pwtxFwl)bL(bmf`sqcxemPtb}h#37Y%6at+=G=nmR
z4c;19ktYwPd1bfcF3Hf6uZmkCu@J_VCTw6FOa{a8XMqb@wi^Ugx-G%dfXZ(ptd1w7
z<AnokR>IfCLuN_86v=WCAatf2`N5{imC#&49A?mJJ{p{g)N|t++s~g0a0rorlM9jE
ziUAfx7b5)vz^RUTD)p=}3t_y!<|HHU8cDEY1hcdm67!TS^>W!*T8x4QxGxrUNJTs$
zXW=xyJ&##oP?kWTAnY{rFa9tb-3%S0Ha52#ZXs`}_vguMtAeiJS5U(waF!))iJ}C1
z@&G1g4gQ8`%WNRuY-VvMVQEYvzC|Zx$>Vpw$V1Ae8&pZ%K=KWWyF7x(V*o<sZc+F$
z-F&x*)XeY+3k*7@a^E|}`lS%3_G9-0AsAjoq8`FKQaQ-;BMa}<MUB*>G{{%{$gmdb
z50qXUYaMTehQ59yqehrr%1@FBAd&$b-)5OH2{`K;^VQ9CEPySO@oQlwVlZg!gxqu4
zL$5Z6B$#jw6`rz<!c(Rg<K?j?rkT}Kc0b#Ro7e|yPh__wl}=hQx9TD*t%KRycXuHm
zfo@jR)kRiZS-HqwX!|lr;u(s$IhN9_Tx6<#DH8muyuiQh{c;c_NTV5&ZCHxg`N2##
zgu%K+je(qdByBqS$F>xAfP!KaoFvZ^VTG`dE*&Rg^gfx(*$Yr^iG=V^j`k!KfR7v!
z2=L}Wm7+pyY4$-fLYp!Q3Z-G4n}OdC+lBqslnKeyc^HlnX%Ej&7ph@ed&}ewu+B0Z
z_h5APDAM%?*6CE!V+%Z#lLMLEL|BQ?37P+?xWya*L##xOYGHI}MeU9=7u0Kx#y9jW
zmMr|JX!a{L#7Z+lvbI-o$kk_vwy#c+M!FwSRPZQx1ybfU|A;vjNa%BN)DVG@tzlAm
zxOzzHTB3+#COcVhS)tEjO$}J(^5b$%=NAhjSbW`7oBFzI1M79@Hu9<O<%AN}D@H34
zfs94g={2D+`o!s|scgs`b|(>ZOUC~x`4b}<(&~px+oKcUw^cxsLJ626@k~tPtOTF~
z^%Npo+`+osrH}?O81$J!Xp0MSfgD2bHf}7Wpx$asCLdxNh2Zd06B%!puG&C)S)~fR
zP*otO?<{)2zGT8eQYlEM(gP|z;L$_n`i_|!NOrd$ubT5_x)uQfnoe=L-8))4>p#P@
zZoF`--rxNml4xPSgF&%}(;oIjZrQ}=4a7hrH|zm?74AFuX!9$-a+PFEL8$Q)3eRPx
zKq&|2M`b}jF8OQ=$)aE&9Qlsv??fdvL0u!Q!U)Pk*+(yeQpLK1QomEi7JNOziJoPB
zabnl(q?y1Zt@NlUaG4_h<$8!YoN*b^i2lhpC|E%rGU6`w!OA1qw_b@vV(NUOyz#IU
z>skDkz6b8M(9&|wj>*iG6)bzfuq-3-49LteFRnsn6*7BlWY%|!g<C!@`=D(id6)=f
zrj0KhCt|$7W;wu`fMx`<_|z!{1)#$!%z5w0j>bk(w3E-uw!m=87Te6uh6p#r?jVi?
zmNyw@jd8Ht4iO(Rj47Un62PZ|eD&o)zWYyZv3L)J_}ol!9AIL7jX8KALmm0T1M`9Y
ziTAG$+gtzUXgcBoGT}~g0f$wAOEQE)9CIf}jIPkmk-GfO#vFwPAs4|-ADF;f3_8t0
znB&fA_NAES3F6L;+El_qyhO$Y91)o&4rFA#z1VjHPcDJ=9yv7Ev8y#uTv|cT7YaQ~
zG@b=}Dne5#Y*LcDrDny~lHCh+P&t%qKS;}`f7Z)1xxBh6hg;0+=ev6+hu%dLcY=7Q
z?zMwnFB$r6cuRL`-ri~R;IO%WdUD#_x#%IW%KLhJaQ+eeQv2&qgfyp&KChw!nmd0H
zi?Fol08<o@1fnGSz09@lY8tf9u51it8!3!#AFc5>hc~8acP6NsmjDSk|KUP}TmvY}
zPfI~)8b!!);6?Kw^oi(~QadsTn#Od~!3AG#YKCNplBEUgabt;|X)J-jf%+!<{!K9|
z7_~Sf57T_~dtGl2nSft8y^C(Q<{fe<K{%im^b`gA)&xRlzH5ryMxSXD|A4tEkd+E#
zMQwt+h{X<(C<YX5AQQqh*(r@Ok%MTAyd)k@u&NVL0EBr`(*lE@a^M|}k+e4XOtl(P
zPgc{>#d~caH3eBJw|{t#R2AzFxW@{=eOj3d4@?ik3+L^AK1gl4uf1J7g~>5Qcq!uG
z84gmVuNVR6lH1%sm=MnZ8C345-J-w=v|Vofpbp-0>U*~dT;|FJ3g^QiYZup=VYa?m
zdfEG*Xmgs<C1Mq<fi$$vRIV4KL3~UaPeHAZIg}q(at@$jTRFowa%~HrZWeBn##d~E
z8M4;sDdU<(hFlvn>{1jm!lJNSZ-)50hxE)WC70qQQo}w+{QD>@Y&gb8P%$@N?0UcK
zcyL9d7+~J^dDR;oe?C61QP57K=Jk;biR4o1ZO7l&>3d>a+;at`1zt;{FMyw-g!_2U
zz);AjaWwZ6M`;*9Wh(i;_p_8bzb1pNJhf0Z0;v%})v$1k??G23!ZLfjNjb^HdV!Z%
znB3+luyljV*iu#2UIbi&@SUI|ISNgVXJO8iGv$iU&tZI|wXdR~oc3NqQk6lwUqEFP
zB0c`uZ==XKWwdg-+ed4hb(EG3qe7DT36ho!M!0{Gz(l7WRsF?*mM<0`=W_(zO(?BM
zrbSk@(KZVWUO5ls+lzUeHTXLA`*Ndt>Ns-jFHs_jcnLlNcrjqQ6NqJ2Ej}$9*E;yk
zRf#XItaSJns>4eX&!WP+3BbyIRJo5H+kFHO-VRzw{)M6vwo2Ip_a6B*M?K!HZj=4&
zE`^H<O~XFAbf}2YyKU375joGMz(sn>XQiOM6-pPR0xPJK5>b6H57l)B3H7!hT_Q^`
z<ke%PpVFtXf)OHpj8BMcTCBs^X8<OYmv~fLI&6m{svd)s>BKudI`Z~zhIpbi?-UNL
z_&Q9`p5fz{CZP{J8Va-^fTau7o64YaEDQO)cK>mlKM0?f_%BlrV$lVuAuL;+KkVpD
zA`-Fg&$o8hSLz!95LnbkBb3+)R+0OG@Gxp^Q{s@k1<gL$aSS2Tax1-rW69F922Mt@
zMwBkj*o)`RDa$jl1quv6c8yMOF}`GT&(D+@K;Q_tRB6<}I11LCUIf0x|FZH+oW!Np
zjjt0Q)7)CBnQeOPn3_$n`%tMO+-wz0w%YC8NV?CZb5MzBeiQc+e9yR^4~l$yyF=RZ
zT*Mff1QP_c?dQ-T#7-mo6RqrZ-0C5HsE4Kk$V!q#yH~t#IcDxWp~RhsTHP2G`Da|+
z_l{k^U{SJD?-3N`hg#mwA2pME=*GD9hHKTJr&Ka%DT_OyP*dr6k~`3X3*&;KyvU<m
zOyh1`=(d&UWXZwe4t91|9>=~pO88Gq&4=MZT0s8bw;UqLTbe`d?vMZ~R)L;>!xl9l
zbhRgxF0M=pFVv(kLFHMj3QD}V+&1FmudE7{RpGI%3dHo8SZrO`WwWNqFE={Co>Qtl
zi+yzIR1rJxjLSNkxByxKs?^9qf!rO4DyUH@VeyMsTcac)RQqlEgG;oYs*&@kz5%~K
z>ikiu;5}4T-S*yb9IB}r4JAy@KzbmRktL@issEF=pjt*y6fqsF7`PVol5lxun<(9f
z?oCq|FBZ>7iYE2lUYt(CK5=@1f;|+okUZ$cB5yf5#T{MZc8aU~VQ1~dF-YCcAU{uX
z$fgNZeyJ>?#JVXgvh<G1u1qpJmyk72Zg*9ZG%`kknG$W6Q$Ye7ChGLo-%%t{Nuq4s
z!7mFD7#_OPQkVzHvv+9DIw|=YB$v_wwIzv{cGPQKC?!NS)>(d!W;-)z62?AS6EGZJ
zMaADuMQ;lE+V<`}matCaKFY+)BMSnB<Hr^<8Mw_HbA~xV`PwSJEAgcF{tlL$JmqXp
zydbvC_6cg_W9>@ShvzbLmJUAVOr;8^#+e^ngLm9RckIme)L0XovpCiS*WJ&WA6^)1
zPFO;?qIzz|C=5c1-YFSW%;ankT5^)|)|UO4F3C>u{P&7U6Nxf$kR>ylj35JMwiw~s
z%3$=;4Mt4l8SF)lT`MYkQDrZBD)u7AMQ+O8a?M3g1rbp*dT#lE6`H{6-nttex@)S9
z3=K(p)Fe{B(;l@D6n^_moi_DL7>e=?jLh1^%%!-XB&HE_EZNxf9JmWC;exjB;x3pW
zZd*II%4*=Yx2YRDpE`5dBbzn-Y3XLF=fGazi3PD&;=yKN;jalh!?p)`b`CT5RJPLF
z;`T`!)LF#Y)gF}#|2!72yJQpW01M(n57q(;8>*(*I-Ec%KQ2V#P1s^N(Cjv2mkhEV
zqEKM|`hw;v|L5@FaGx@k+HX(_<rext>LwmC%bn!7#I*MZIhp)1dSoI6vVG;pmk3`a
zbF}Fih=9c;8YB2v+8wh#n{W;dfp=g$w%&2=I4jRr>Q9N%e3b1+UM{4llFhJud&<`#
z2iN{CHOQ0?lir0cGw(xiYnfK*DPnB|45|N#Y=3ucQtYfnZPGeCYb*P9cFvfKQ@UQ?
zwV5Ze3p(djTiJNMr`^g}LfP;xPJ7KhqrF`65!@S9+gRUjD8Nh!=wUm)<0Vpqy7!Up
zxIxKSDkPGNqv@_4?XV3Ow)5dCweI{noe!qS!VEjV@eFo8XEi^qll=K_|GKg@6_Y{(
zJ>C>O@y`9P+(o-)1_5Bd!_p<d^xJV^5s{}w$!t@g0mR?z3uSCEsVEzS&0Jjh}
zcuE~hC72W1F#|*?0IkTSJ8!XcAu#=pv<iXW2duDp=aJX<zX3vyyfJ@8`XSWQ<SH8X
zpcazVCyhx`M8NudA^_IXr>_81FyH_#KeuQe5hy@$07b|IOb2<ygywmbTTV<gTg1dt
zE4yQIy(UXZ3W)cZE^^|wC1>{7i8#8RId%fqR<RQ=J$8bLJWK3^8#J$CC#u+qrxH5>
zmVa8QHg55)_R*yyN7$d_kuwn^pXBx?tVl^8v1i-B5L^mGM$oU0;U)u-CvLGA=b+Tx
z-B5~Hp<Ce(%pY!w%96t$>?GG5m78w%iJ3UWo^ErSL*OJ*Vg7@#$dY_h%p;9f-HlC_
z9?0OzD9h)R1Qi`AwPk9Cse3EL7!&fsYrLjuP({@GYrX#Z1@l?mEzl30OSCIABdBX}
zNoPJ=7^A6YRy|Mbk|B9@R3b8&U6W^5<AFVplMG#dh{P^)l(~iSJ%kV4oqryHfnZv@
z9gcDb13j=K>lOpS0=M+cK*K<at|zTE0#H4O<8}rPnwf<raI-FgtWm*taL@z$L2hx-
z#)EN?TXN}3asAx^t#u}{2LIl{L>oHtSw>LYEhc)mASM!a(z4+gcPtFYQ-~rl(X57J
zsaO_KArd`_o7e|S;V1@oH~F9SnvxDLu90k1%013<9XR1`f-ufD<I{ulS^Br9msOVH
z7iuZa={t*&Sc%@08%Y3%%1B%pi67fYjKT}wYG_^8iaH~!kk+hj4aXYKO7elSHSE|`
zdlviX((xj;T^1AYuljcF-{>NAJTTGWD2{OzqF_=S^bzCkK@hx3Jnqhf@Bpg4jQH`>
z&t7L7a{xP+)g>bhEg=<bIuzBG(76%cCLXm-^2LnaN*ZcTN7(E1hHW41BJx|H!#rv+
zAsm4lk5X8==qt(r?9_~OjVeRowgg7fzEf1|8CTL3Cue&<n*oSjoE$*G?1SJ3hdZQ$
zO|w!i7e&wghNB^<YbA{(a~A!VsV9vP3e=!JIA8Pr)!@}bPaC@D00o56MTdT(TV}<l
z)73I1h>OLNtTw+To1Pg3L1Skoez&dI3KX_ncN6e#)>8Z28W+#Py<n}Jdrf<<f+7|B
z-od`SSlkkdSPh$f@%&q#MF_v&R_p=_|JK`fQK@#~k?&b31`_KF!Ky^LXdG<hu)M=!
zBtd-^NdQ-c60WZ-rE6tiH(7xGO>$xKrGKEcqypho!kV^(vrt8QI!Al_x~o0jzBr44
z2e65vZa)MgwGInV*q%?+#ws0!`GR<;$4;G|&@GW*15Q8lAwMJ&6y8TS#I%M!+vEuc
z_$b;BU+@5(7@|wA1G$2$<G_0*zI#PuIzgA~G7^C3qC^|R2wa{uWTa`5WQ;SP?ET}x
zDC}`x3cd%oTO{mp5#Z6{AVn|Kw}MXmYacMd)O5_TL%ar;Qr>JVYXXo)Mbbszd0o;L
zd7Ofm0s>P)lAGyKGcy|736c<P($TOlHr*)M#YJyFPW;PYapE(pWIr3D!f~Y7SCmcP
zc4brrUMK=oonG7aGxDlA`?)}UkFc!3YecAn-_90Gp|FFB;`!dO3N~%;*0)@%n~^Y4
z<by(0HzMitFPKU$5`~0~kRS*)zO|L@dpNE4?#WFI(UABMeM5ATLDLYDZbZSw@dTH=
zBP7+B1@ts(+jTouR$&ZnEH|D|Mk^cFK3e04WdWbYEWn4nR|+;!whNHYpJ6rEXX4FG
z*CehjUQIg#Y5c5=e$vdjJ`;0(*lxHPj@IA5u=Nyv5q1-$_UXbyq=-Vv3}Oyv4-vKf
zq<{8PTZ#yA7yDrCk=l(7`%9DrsF<GpKV)diI+)4(86{F}&q0W>-S4zUVL!kLi%m{o
zxz!$y91;igNh-h4%kvA}MeP~9MDG;wE%%bJs#IR0%1iW!ULs<Cn1WbjMlF(+QrPB(
zDNTQSzEv2h-4+KNK(9JDIwp(H;xr&yRro7rUDYMW-zx%2p5H=1*+-YoZZUf4%Nlpu
zt?QsQiV)p_{*gVu)RFRDhFyBhx*h6h`v-8=y5F?rJ*TYZ3>Kv}yZ?fR?viYoWC9qB
z`xnsa(Z!_=i_AB#ebep*WGEb6ldX_ULu?Wnqz1w!S?%`yAxwyYcXWJo%JxQ@i7k!M
zFo@aom*qDbw`JBOCV!H=(~RkYQ&=g1!`Ph)BW5QUqPHm0bcSSfjYjY$GX2Q1K{rfp
zl2Op-`d#IFr+!p4)a{Ksfrloft8j$!wW#KW4yq_7#-C8AtoMyjUpV+4#3L^lwduLp
zmTES8G(e+WG|#0h8QP?f0IhELBj|vecIt~20K}=?unR^_Mp@%ME3q}^pvZS6(og{t
zq#fCBp<JMhUWh2jTIXgqsCGnV?6f;_!KZ}O4c9O)9^eQnGo&zdlf9Y^R>UvNt=F)E
zlXWcU57B^GzWZF>rb*tA6W=dmHeHRHX!7YuIK`%;5Kf<86Euc+s00W{$Yn4fDF7<*
zlJn+Fodd>q!8=G3Js?o#?7*(gHr{P9{x4vOf2aMpYv#t-orW_&;TBWa>j$H&h}{z%
z<Kd7`lRhX~b+4s`40-bpBgld*(t}v&<MFQ_GgmppM>qgizGZtku_t^tZEE2at|1JA
zxs45)oo<LTz4yJ>3I=bz{HwU5e07Nx!%&!6ad(KI?8b{_(vpw~VqlKJsMYSpZVU@6
zyqg^c4opXeU8bbj?*)GRmTFO&@{cTOa0=QMCuK8m7%EZXZ1m$dUVYpARpJ_u%*UBD
zXkW$AAVP1Q&dtE@hwZd;JdP}Q!<ehC$eNxWbU1YvT0)Wp5d<h7R_#&Tqr+t2M%?$V
z_VkS>Mck}itHC5p;yCJiU#@PveJltHzqI3Mjc7=+s`v_`h6ZQb&+ox4nwYJhiWf2V
zGJvDkI79$W_{zoZQvefc#og<f#?fvRL>W-G=moZt+VAlQK%nmJz*S7%X~v{)7~&nA
zoOu2v$=lRNEgyI8vzvr3$z{NdR@7~wp|qU--V^*`GBy;EtDNC?c@nf!+@>xFsII~H
z0-Pm&e@OZRYsz_sGphuE?QO(T27^&{l>UlE_s-Mv6tdK;eF)#9i5}R=PygHG@kom~
zXSIVuAfPB9zQDvJ&}~O0y$7Nhb(?qF?J=-F@I31`6hv_yj;_3`@Dec>=3;c98&k{z
zhFpilfIi;D%a3{}LGhSE8__#2UhIZ9P+>;?d!R~TGclljCp`@g{0j9J;jzK@fC3-x
zWWh=LJZ}aR-V;I$b`MDIRMJe;Qu2ryot;W3Ce?kvRHxF`R;^x}%6KB)gYZEXUqxCc
z1$D8xgLMcFs%lG1NG2ZT(Q%La38z{ML3QDUgSRQargAR5Jm-=i?kv6}#hR#qxXPDQ
z`H~*dmt<@rP;poSl8GL+-`0<MO)GpX&l}-G*mBH0nkITdOz&tqlhQv|95lFNV!z0u
zO+KalXfTSSUT=}u(z3|@j~Nyj#$`9*LKPydYoUcPIj*xZ`(v*(Y%iURrR}e;aB=+s
ztiTFElqa%}))siue4npEZV%4$(L|Iv>u~KThC9d9-sLEE_U{xEB;n-%-k)(|)c@9{
zSYzxRMBQg@8~U5{JM@u(isoPR@`!zSfihz;^{2@;no;x2O^X}Cixozc2H5MB+=Xs-
z1_34WW4*xC%5IXh5ED3K>iTk{wCXkcb}ey-cz!GZlxYCnRJWf2D^sW&yX{(6QLp0w
zn9CPdsQKlg=1B_A0-cpE))jPyGw`oJ5m0WDjSQlA=ciFL<ZlijK0BkUosvg-zjk!A
zU&94^zZ``D%Bg?$`@#K3p}1@hNyYXHBsIhZpZw&T(*>L<W51#-fb&;5y9$wa)u9?$
zWBc1oh`#*FgCJ?g;cx^uqr9WrSt9T#xkMS&nKb<wf?Advh2@w(BiH19y!`q1v%>><
z$^6S`62)g&#%COMMV9k41O~c?4E=$(h1_L?hzM=@90C*+b}%FZrL_ns;+ie)aC|07
z)DB_J?--Lh`#Mw8*&5dX$Sz7z9vlI1qZ1B;qX!-VW3vyCFF8V{AUQ`VJP8g{B%cwU
z<K#=Ogg|b+0=}hTM&rxN0Kq`g1HjD-aOKw%)O2{qW;;%1J7})cgecH}U+8x>0r&9i
zgEkN%Uq)|cN;NcAIUovYpR4>#yk<O^?={xmWxsa2;%D>1n402DP^_T`97#ZwZqIF_
z_<GSmDp{N-LCOU}Nph#;o2w+Pg<x5Fteah-&>qJ=x+G=A!!IL?DwPcG3%UFfq)MEZ
zJiNr>ywjpDwAI`<VSw;=(aZA=CieBy?XnM-8}f`Zh3ZG`joIWzPXp_tFba*Yn|Q)}
z9LkX*ZMyiqk;WUo$wKeaykf4cz&X)AL=nnVgxxOEq9G{y5t4~LA2MRw<Ghc(F(Mo&
zesRNFZM>QI?!C8K%II}FEQI<}2AG8sr+@$eLI1u+Nd_^Cvl6#l9S&S!KdVbzA)cS)
zVj%%pN)mU>pv#%il;E=NpvL9bR2tmN)8GVgXHedhn(vyWvGRLVevilYdkj(df`k8@
zAX?4Q)nPZ%Y5T&CxE6!Yj=PAwAEUMR1(i(V;2IP;GvSX6h`$BHQT7=T_lUMcsO=!}
z+oU*~Bj5k-hrJw2hp_r$)~?@6O4Fvg1yT_PX(1Ho3;+y(9X=|ZK}!Iv;TsbeS-}S$
z>I;-X#ChWZzz~R`53G@p`yZd<po@UNtL!T(ltS@Boe01rgZwup5SaUlXX7!3!lD)o
z_Ityaqt*b9;xJImCK8VbSO|}Uo%^JjMU3CF8$L94sw-K-%G0ddXD@*f@h}J%OEXu}
zS0|uI+F=jvT!ygUL$O0$n}UZBQ%HUWkb&d7SatP=Jw)nq;|}vJm8!WMfJ-T1r0b7+
zP~i{<#t|PB8fq93b!=GKMXY-1ZotH8+j@Esa|b}v+K>8?(NwR>)S`!3Z+LKf;wg%!
zTJvB5^ZvE@Z~7gNgU4Pp+Yo2AhDeDDN=B)Bb;PZ0B?wGmnfHoJQHCp{6^^lw))<Bz
zRIo$5ff50gfk+B!f?{0%CJp$5OiJr0acm%OU@Q~-Nihl)c`JuM+K^K$k<vPieV=lS
zAQ#ZMt`{cw362gVBCNfZd&^Dp5Nuvp`;6FWjfaRlLj4>HT9bFUmvrwP9k{Uj+UI`+
z+MP$2moTC57D>H<klSHesuSPCRFuitOdVNCUc-umP<yU=WtI&p>v_I2vqOl8+(*bM
zyZexCM(Yc%ph7pn50n3vL|wW8xM$5f!;KNcnu+`DM4^(M{FJEaHNaKmJ6y1=r@;Q}
zww)--7Wv><$4;v>r^$GQMU<zpkG^xm!eo#ogc(yEY!4SGg(g>F{>?=zoA2Kio%pS2
z=vD!@jygp4_tVx6c@y$2iVge-8;pe`Z!a7<U~|GquWGN*J_eg(HJ5-na7$^@VaZ2_
zT^9%G6}C+lFp0z1pAd;_2yiKhNVem!^u;tioTRv(bH0#ciu)s&9Mx`N(nNOE8*>E9
zVdlbH;~<G|PiY-%Y}E(HXRWXMT-tUA2CJ+9pS<}idaI!yhY2Ck;D^a8rMDhkN7)n7
z43uk&wMxj0O_>UmJqxMgT}N@}^@4>#67+yWyRHX#z2RDpk&*$Q44(q<Ln2`54c03>
z0fsXv{DbJirooVsmT8&tqk&~Q)6E78=gkQfma^QOk(&xN6NQwNVghGVVSQ_wur_fA
zJ4v<2DaqShQk5jPn0vp7ugOkhucT@iiLF-U$(FA%gLx3$!u((U_V#0gY#h6LCx_kz
zc3%+hz!)9$ddbjlV{h)%yuH)r!C`a%^yIX;bJ6pW{QmX$;QS+OYi|DTBmAowe|Iyu
z4B>~0r*wIXD|d~UvlFFs9u#-`O1^ieD^Lc|PRO#3U)-X}IdN0^yv6G*+UK1!g#C3T
z*9z=h`^OPt{x@rzB_}}6z1q24nFlNL;A5KyFQZ0=9$Hsa=mMxBbhGZ@q*uIzC3&)U
z^zQJ8qjl=t;OQLnMuJ>q3H`aTCoNEtMi@{is9dVJLl(MrH2M8?oG0|>MVK!FXzip^
zQb0kB^+lbL4#BoR#sNw`_oMH0b5k|oRYr_gl$na0vDDUtaDjcJQu;CQA0&T@NXVQ+
z^G-g<|4!4vlb=&hs4+MJ_>u{Mk`3AJz(~BHyVvDFsuY(mu--hLy0m_d)*vd!>t+vf
zF9cA+4TbDhM7}<M39E=hqK^2GGblW{p+)i&_=YS**5ANu#uSlwml5#|c!l@@7H*h%
zsZ#i>F^ooo5ej&7Tr!jh8piQ8)KstU)4pCq*N#>1zk^_Czs*dK0CPzF)x|uFBG6oZ
z_!eMRIZ!20#01V@wlSS361TV?7l^@AGKsjt253udX{Q9V>oWja_~<J@TRO4|eERGG
ztvvvv49ANTItR2$@<3^oipwfMTLId~2DB!B{`&fUK`qYaC1>_+xM2%rxCSh~n#j_$
zxPUQAuELmVY>^yC1!uxAXoo;|1}_31g#B?}D~-j-fpDe4u;gljcM*>3PTX!4^`_8f
zBZ4=g@RQIb+~Vu5fe2frVs|27m91sKvx5LWc!O_{5|1uuX_Y^G1sME_(&U?+lkYw6
zkUXATyW<rH>Y*!HK=xo+og+-Py_Mz($|n%0qT&O$OMBtRceU5%c~WyK-N`^@S}DMr
zWIW_jJwRORGN85-d=F8MYr)1=Q?)C0ER(hLlu3mnwc}$$bLnX;+@xxcdG!<Wm=Xii
z|C%_!1@SLWm^ltojf?qJ{;(AOWR{<b#ZtbK;%fnJC)9`=wXS>p*ez1KfdFH-R$r*w
z?p&p-p`Z+j@`bQ&=vAaN{yGXNco#ALZ}FeMcyO?goC!JzxG|LijjYT$kfMJnCL#?D
z?jtP11mBR;ioHcfj*dQ^G!N4Fi(F{3PauK3O*zSh>~n|{p+#hh)Ow*vO|isc0%t`k
zE!Qu(wosuZS`;_250*q1gB$NR>WUO95nWtj)1^u<cuHMrV+LIcdTXUiNxBQ0{j=Al
zrZ7qfah2;*N(_H#l`37TO8k8E#7{!_DAtN1mWWY8&1x7A0l1%N(G<m#AdeBT8I{PH
z(h(wtpQkmtNwLXvCcjVhqDdj*Ouejvxj1c1SQf>0QLz;h=LIbU=Kchc8wmWMcF$Q*
zSnwlgkFz*1=x|h1P-Y%-XeQdAy#@xRa2a}{v<_lgP!K>Cahqcl8>cG~tAQIK$B>?I
z;@)o%Y)1E{h(eB7Lm}Bdg`I|oI%(sb(!f?Y9?}VTMg~s|k<*tjF>ChcT=RZMR2q~o
zDz8J~&+Ts|chbyYR^!U2T4hGT%^G8FD#0&Pv8Mln)%iJDGsU>X))ajXFAxQ*qH-m7
z=q~fp&jk;d@xhNFGHOlT`)(KIh{2~9ME%s|<a^!VI!(h{<C3_<h2)4b(O_WlG#!`N
zIV<5|c-rKGp>$&5C_|l(#5lwzD}La<h}4fb2A*6c{33iqt`a_k3k3oV@y;fGmbOW$
z#2$)OM=|F9o#Qi29JXvfN(sdyPAV2<M&QGXy)S=1H+4PJJ%~mg=^TA@K27%+O1{7Y
zhpfgn!h9FGRRr?Q@c%}E{}u2dxlv5ujQ^LLKv>_LMsADe7s43U9}_B5LT&dz|NW1L
zt>)oT^YH9r>-_lBVYB9vKxnzTQU_jMDxsCkGb9!6DiEep3|u4RM5UIhA`HsnEIK+a
z&3xb{hH;JR#>b-;XCJkGXudyr!U$xI8W3)5KULXYaRX&`<#FtzHSE<)GxN?FDN#U8
zladXQ-bDxcHbIL%GP*)8Q4V~8)GGsok=Qe73Fd*T2opw6q-f9$FHt+3^L_yMk4~H3
zm%}Fh=hN=z{X<kcI9XUTFwQMBl&sH1Np$k9mqHZmhCe|XkkU2OdkXWVxB(f6t=2_H
zf}(hf6TR-G{(=cA5zlSJl7m0(fRTGaOf?huTV_!BbmSCoaL>s+1^7E}{qr{mvoGC{
zE~#MN%Y=D`wzFWnlGbsrWYi8(1q#M)Q4X~q<eH;@PQr0@RSvgoo(IW(sIXmg=PzOr
z7LV=HYJZfX$XVO}`9spZ;9Yrah(q`JmW-(HWSO5pU}<6Ote9{b`|{7<_RoON(rQ%u
z9B%!eKhlEYs5OUHYH6A_m0kb<M8vI0E=;HN{`p&}E^Rs&>`b*CHb|lHFrs3zmUb9k
z+z^JeEYdd*5FWK~d%kgDpy!I_xu2R_N@l)i!l*Dn^|&vN!IxQN3wgpHCb$JrK_&m|
zy)0FCtQ+A5L*0V1>~m{?@;J>HpNL_?Iyc_(VpD_xssN^?A6SPXiz!9k6Rl{>9I*gm
zTMCZBJ)L$mbTs>0YY9!=u97saoL_1ZxFTWz1g$TiQQ;GXapVR-TH7r6CpBgp!}3bz
z+98idj|wnwquP3^wPn3(L6-WvL9*a-3%rr3(Nk*>4XtmdMOihlJ>2MHf^+OQSrCah
z<lT)*MS+zx=LQ<{=hH7B+#h4O6gp{$j!!c2#9NsVq_lLebGl*+rDZiJNus&?DYvoj
z%eKRrU+?M3NFmo<`2l)c!;K%XUv)UBZSoB}bu})ftZw>e<vMNSy0FCAEtcS8@tN|(
zgceJRN1?|n%7m1b;`$l&_+@JH@Cnz@9?Q<9C1w!sfenwE2#C64w_PUAB|lko5~OAS
z4OO^s)y_|ucHTN8pw>Fh0vejZ<qSH$WtK|qf4OSEmE5yf0u&Rba_&}^fGU;dky2>{
z1YymTV!zy*Wz|2pJ9wr!dW34zzSwfpC)Eo|M~}F}F2XvfDr2?|6i;&PqbgSx^;ItE
zl@+sR<$V&UmQe}f$2p649SII5k;MBH_|)(nZEXQ!sg}%bgUn9qV#>m+B&bE>*>Vl|
zr7HCu9LU`Bdj{5^F2;5|s9{c%RN!{arqY^Pq9sA<%?}HJsi3JznKFfeOz2UXAJrMh
zWNM+{K&bf~qc;%&bU!soUzx)!AVAd}n5e*;%8?~kP)s>1-jqnLFbT<XQQX8nSa~AQ
zbh<4sZty8g+H>N~4sz^U!|S+nJ!oMUJ7CO-D=S?2@^IxX63>Dqm1sV>XM||0uw;cL
z9|=nmw+~ToG44bVhK^NVp0P&>l~zOyDyjvVe8Hkz-~rWP`I4;+XEBS2YQ1V87jfAm
zB$3EFaLMp4{0X;b{X!^&5*8@yT4Xn8(MB+^0=8sn&Zcn?Ox<bUpan;)2&q(N4OEGC
z*D>BZ`iD^M#f~2o!KvvZ5^jh$(x%t6i%)45KCOhuy9CvKuaSd6U8zKVJX4OmLWU-5
zX?G{88Jw6ZKa(?<{8c2xcc@twW!s~t9L4l!D#gUMB-c|X$SPJL@GQUC8`Fr++=l!k
zl-Nqc(bQ#3QSy}R!Sz+aT1Co75$Hb;_bogEPT)LRG6B*G(5sxSlICI>XV8m&srU1s
zxPg7J@-$O%pqTt1=R9US@CV1r%X{8qTP2oiv>hO>xu8O}FAv#fl$`<4?zyS<6`-vE
z?PCF2<i?s3L;cwj50@SHuExpBBSU}|ZM+6rCaMi#6*%>fFw3nfE$MG*x+>iI90i}n
zQ*e2mi6m0aie(Ec;T<1{g{oyDNpOWK_!Omw==;}%TeH5QdFhT|z>RxSqua_vC8A(}
zu=>;4>koa6?e&LH(|`-Gn?Ro050pDdp;3W}7MBKVsszo(fDaO`uQ8PtBydMYfX0VS
zim%J5{@`qw7HTTkkn^MS=h3*(T!y0Z;O?9?&6k%z>d=tq<4>(V)&ue<)d(XfFe=0(
zr_@SNS(tehsnpomZYa?XimsN%nb_~5T%({4<(cfGHU8vA7q9A6leGiUFyhK<s3%4O
zkCrE=ez8m@e$%8=Q(IvA3-w*c=mnDnEcxDkFYx14^a(bC7*jE1=N4rXRgCiM(Om;A
zW+<<jG`H-5xCaJ34je`MT-uB?u~A+aVW?2*5HDvktn=u^E9$b2;s+rr25@`THa!d#
zN8+bq_Xag68=w~sI+IaX3V1wxYVbj_nx`)wn8k1wpehU#x5}=~;qed$9WOXDW+6Uj
zV9a;h4Yz97CL+$xJet2t8U3(~8F%8|ca;6ea1Qfh%nhq^&YG4p%hC~iNYaj)rojXP
z7Rl#ZD5vsn!+#n6eR#elA)lJjGAFMTPe!voZ_@Lj`P$A;qiFb(3hV_ZPlylGqRZ8|
z+SuG~C?zTsX^A#M^iRG*A;*<#++wWnx`QTX>)uY*TRp3Q$<{9tpxltl9L0ztML9R*
zt5Us(k`MN0vT%h|M;mssEcTi!w`6r7YqxKawIy1NXetpj?zB38pxQja0mc*d1y^JN
z`PSVkrBim@a>;tv9quA4Lp&7h^L`~^ak4b>?x1`qz$D#?#Zr#q$SN8pq)#lmEh1?$
zL}-8Hw}P9X#gfpC(C@dkx{2CeG=yH}2A(O{mv*or09M00yb<Su+fH_=x41~rEDWl&
zlN;^an5@~g<mMGu&tgo5>a<jga+_~pw^^4quXvC1>|D>1pRg=58J0V)hGitURCO0i
z`~L;hu;)$Xmb#P`UEFh1A}hnPia$l_X;oWgDYaEnn?PgK;<Pj;H1OUr*mf!}q)<5&
z&>+vTdq<Z}3o-gE=%Mht36L-bVlK=Ki$Gef@G2ZqdqoWLR`$<6zh+y-{(m2mF{AKV
z|2{}#7+^E$qHXp#4i=2glW*a$6}8<Y(Xt!kx@lNi#-&CZwmW5~ci!6S8(LF)P^{7V
z2LZ{{0EkHO`Sd&sBO#Lz^*bukU?=SS6mf#p^iKB=(AV_;j*}6J_aiQLgh+@qP!?9H
z25V~Qa2)=JbCv<{_77TF(kwMhqR)qjgWw2+w6q@RpXOhimPenXyo&$gaXgacVZv%%
z+zi2qPFwbQ_wm(?cj+D^qYl=^v@?e>kXC2SW1FaGv~0eIT8<i%q<K?8Q(P8CupHhL
z*C$*E>ELkh_h08Nfh0hxK@|m5SCE1fapG!csJ_&;sZ(uh@$?+zd=OlWFUc0|3eC9^
zYlx(2r_g39D$EyE5dG!FeiSU>Bm;Apu4EdNG?}V4`V?m33Z_3)nH(;X9(RlhZ{WoC
z8_sCmKE1L%6tliO$prkik5&O8#ir)1P7M0a`$IJkcMtMX3~4d(1C&7L^trB270OMU
z)6#VW4YTNud_B{yQfuC4xH?Tx^6D>M^JKN2M!)hWLKJa;uL*w|9}`T)Y3*_@{~#A`
zF%FlkGCtMAm$MhX5M`n38;*T)w_N+=x@AKuo#HjhJ9QAtV|#Kpch*h-RXwtfVST`U
z_-G0pPA=!7iRJ&0v)@ZB1R&Ji{Jc=9$<blIi?UN4YiSr)vh@yAQf<nJth=a2b*{|*
zokP7AShRo+1r}G}fZSMO24^e|Qqe!_LY7?e;wJXN$`cWxHm4A*Vt$g71|QD?$tj)l
zaDTtGfBN~nd3u84<-fL0kB-g`&mAo2`Xm)(e|eDoE^5yZ!o9EP&x+)$EbW!0{gFbr
zIaaOp`=A}guuzT2z273N$O6<oBJBBQDN+O>8S3hJa300}aR@dC_HnG@Sgw=Ti!M1_
z39*A@bcF?$(0h4|2{dd|mn8IAnFAyUCB@Kee=!tWZdpkM0ZODGUd%pPLvvG6Oz^cr
zFF9gi)Dl=mKU#8#ryUn^nZ%6F5KmEs<Y^?PcLH})kW5SsRF;O`nmsjxy_J@8|Fqd;
z0d;cv>+I-GnWchvFB9IW<emlJDLR?lQ9`a&_^!ftkA?4~sQmlx$??Jc;$3j=^Tl&#
z)E_ePDCy+-3OPnTY_U1S^@@WCw$ipgqyP!H>30)=1j^E&01W(s|ECECk=Gr^0C#b5
zA$0>pvq)I%ipx1bfF?AVAlZ#M@de|7Fkz3Sr^?Pf0*?Qx|C_?F>4{Q<g$IMh@!9!d
z(_5+iSg$Xp#<DSpG@FO}=Z6Qaz2o!N=ifg$@xqp4feFX@5_Tk^CCS-GYfv!_y?|F8
zD@`Ds0DGE=ncNIIaRfs?Vr&flBkw!)MDGQwG>*T7!~PuCbwkSf0g1Qxr|S?kwL#A-
zfPb`X+-lIbD06PQD2jX#ObykcgJ=wsf5Dw3iR3(f*n>NO0yXkddgMqkcjW6xF~LnQ
z!|&i93`?M@k)z?=+6D@r6l^VCD|buuP*(+}W%Fu1AL&S#DGr9H{)&5&%Ybhb!}N^*
zaNvJ^eU;KMSg*ld(IgUCDM&9JFqiTiEALmiQRIJl?^f|1S)$&CSpb@85CrtTxX!#f
zb|A86()XtodR1Rv^Y*X-ws-@S5~AoCxp@FC&r-CQaKR7i&3bWz7<hV)G>pPeU+)Tq
zLV^MMZlYvh>Ac@RJ^5Gd-^N#yZ$50Ub-EG7?7X4bO~+TWQf4Ycl@nUE8fCB`!spmN
zwV4O;9QV!Bpn2|k^E^ckato809=PVAa1*BM7_SLljv=j3PDm~Xo(?RFaoHQ0PZQ%<
zS;ZQeAG3!xpUm81h0h~oz|nIs)7qAmR9~>3jgY(^-UQXmOi~`3*Gs!bbf~y797=Nq
zC<(3O4wa!$!4yQdC>3m(2KFgrp;!%)I_Yv7$w7i7+Y|CYxTn|&t?KWeOYAVSp<SJ)
zQpR4UGIj^SXHdrulrlw?I#x9e{a*-AKf4N1@~dO2cS#YKd%jD+QG^XGy0O#*-~Xu<
zGBi9dnbV7d3Gk&*svbor16I6SC!52PFV5mS&(Iv3XyR>A*hGn%m(o)_vvvQJ)HE^J
z9h!^>@Iz4td9GYzfC_r+j>e?4I7jEw0)wwwXXm@;XS17%ZBtax<Yht=JFRCxB}aDV
zFU8adQ(I*uu8hQwWF#i(Nan!QvDR$fFXIK{*57R_%CkH{#0AvAz<vki0%f#3|HSn6
z(Itc@MmGc4eg`JuPSj=-MztK5P!%B9h+rC|;9Xb)dp-<n6lsf^KgPrFC6sH2uv;YK
zjS72LVF_HMY53jy*K@!Su?9K)GkEIA0b7nC+|w9C#N*isT7n$+j&>vec(8iQItA)K
z9O3WApYsu3z%vaV<<L_*!{pWz^EpQ*EI0Dh&NwAj5D%a4b9jmnt}_eVB<zs1<MD+<
zplN<h1t?!0pcKTN1wmF}q^He;!zR2pr_G%Uc*(wbUyl#YKY~$efBlK@;*<r$gh{6=
z*s#ok4MDrzqC!P>d?$|$ab!0f@q=4UFZ(I582G?FEa>3)#4W7P0SeiJYTT#n>m_Ij
zEO;Ho-{8H2&yF3P!#MiCRKtNhrR(rN)@t6$=ZO5PrlJGB1CM(vXNUW54-OAJvWR%~
z)eF>efUor&Ap~RNtu%Gn$SF*ZK}-LJidE9-m6p|{vRW78qy=X+Qp@2`ZQy=&Z{?%k
z>w5SB-Z=bVZku0~(UHcRXMyLF?g-nQxe2)hgFFbLzG?iy?9cu$Z<F2Q^h8<a8)Ay-
zW`vaUw(^|wM3oW{MS->;^b*}M1yy7ZmEMX2IA}85oX|Q<xu>5|&j1Uwikvul^EdcJ
zMHZUq?-75;fLfh?{Ni)=e63#kjaGKmvn(x|HqgM*Fa2?E6rx!?9@2+zzs~a>aG$!&
z_f8(Pdg&ID{TGnDg~AF9E9A7f?ONmH_3bI*KE*C{Q{oh(p|Zp6bC-~qcoL4INz0ZH
z%_oX!aJhv}sarhnE>mXXz!a(D?ZAr$UpQ!bXi8xd7p33+y{L4^40fCMcQV$O>+VL*
zGQKoaEYP)bzRN`v6S$*m`P>D+NG)4TZy&5Y%M=6^Q`4%G)OgEFKMS&^oY=ViJw|0u
zG7LN5>xnBXl>PEh_AL^-W9@of*^6?s2oY6TYb$H*BUx+doZ=DzVYd|x?w8t<YaN01
z6j{My_GJQX9M)qFwd}+Qf+SRWe2R0V9pF=p2t)Q34pHhVZ5#)b$U&1MMv7l4wvSK*
z5N6(ikK*T0Nv*pY2VJz#xbjvQ2B4POP95zu2<b9_&oM4{j>DbF^m}{?C>p_1#9+2~
zl4$TY>UM#ZPY)QaVrUZn$8-t{5j~pMnLj>l9ULDWer}x||MRfuvAP(8Ziz)SYpXoj
z1r@ip-6UaGA-f_tmC?$>*hg!)aSkRqI!Z%H@8%F<j@sif2YMPJzO_S~o$6J`r*H5l
zv`&s|MsFC?>xF7HlXM^+=fAq>H-q?HC|VR&I|r8uR5x+#X0TR0N+pfOH14o=3b7>S
zzh6R%!Ba4t82#nyrr7$a5W?Pbts(a1<Nvgv7I#CJ8e+vo6{LN6kXBN67Bp+u&#Ksi
z%5n_c{*)pjbEraQ%A^;zgH||b;gGstYzxq`+&ncmTbF&bhFK1%&VOO>G^KsXph%`-
z?gVgjd~}MGF!UiBAS#aXeyFy;$zh^Ff#1IJI2nhR4_2^k@sUs{U~GsOh1xa_EA)2Y
zu~{>@v|sJzAmR)-)Q1hWIn{~IHh#D>A_{D1Y_0Ws*ZvJP6G<`mJWxW=FXIB!jR<~r
zcPGO0Eo9I<JUeXu{jijo>1JiLtRyw>ppHc|tz~1oVc&iVsCUyC>=;WkW7|h-+i59l
zX}Xflw35p;!rRy839sZu<fGF|Z+P*oHTq#^F{vd8zTR+DOY6$oC>*SeRvyMaTI0#X
zAIN7L_&slr-rhTjqTvO(vJoXlC1+S*v&+Ls+Kb@I|4sp9iHF`HgQQPs!!e%+ynIOd
zGZU~xPkZv1rg)UpnHMG}FCaCWOGS3@qfM2{*~S4SH^?3;os$|0<umi6vBiE4O;Hdp
z6Yqlju^ai{IhKoT*h!=TU}f|plfRkSx9FIE_Oypq+)5}D2Q9svwmxcw+RF!O)ZFT}
z6@os(?mx(~S=ls6UUML}812<~E!ap&sSSUOLjW+|<v#aj3)|zKAEOZ$C#&ZkN;0}!
z&{C2=jldne`Sse*+<su&`_kMyqZ0BYaLf%br@0-PP}XTGh#UC-Cx%jLFM4YtFF1X!
z1@C)$VB~VN+P&C`^wgl&t@7v$g+~=$S;*$+T3u{0?uSX=9|5YHoR)6SzbtA8@1fp<
zw|^D1zXdT92pArRL;Kr}91dz{@xz9Oh<ymUUBr>dMV%WucK&F=hK=Jx&RV#Sm33LK
zxpt}DLL4~#v)@M9s*Y7+(=LkkduRvtDZhPc{pW;xYKI4N|G{r-Fu`_xgoK!1x4qhr
z4TR~Cfc{YPI>BWezy?cFj>2@(8X_DL#N`Z1+Zf-VeY)vuxP!_9e<9_Iw70LOU<se*
zCTeHp>ucKUc`ORdy`SOCKw=bP(YfG6(;pzd2#>)a0woYwEzE`(9|rRHy{~USbI}P3
z=P{Ri=q*E~Oz78@!GG0X|L+wHdhM;^Nd}(zo5OnW@G<H-peo55k7@=)-se?#O7L9d
z5y@{=MA6eT<&QLnM3ENP+*Dean-yD^<Wn(&v$+|~D)`_1Y%1<zAFMo5%A`{m4#XW`
zAtd(`jK-93Ad~p{5Gf1-Ud^)fZ_ju4P7YxU`hx#_Z2a;!-y8V-VCSd8@aPa@QCw8n
zqAOeU;St*y(|#89dX=4DMKO=Ac1mUm5s>|Kvhy=Fm1JjSi>Ba+w9Zszi*|EIRJLe7
z0kZv6*`l!=CR%K6<*c$rFKQ))F|x8nSGMSUi{5MLsBF=dEjp9u1+ysjs>&8!*`jR$
zTnf9`4V5L;N%+<5qcyW;Ws8Oqs;qlui>_?Z6ee{!*!gJ`4LP^`0CsU?#!eb8$Og;m
zO=0ycY|)CXOELUbw&*6quF4jDbW}4;wTpIxfz~~}B)pFDYrYbj+C2`+73Vj@X)GGW
zEhw*gG;IM*T$a7gq6=sid(Qs8a-+$E@*hX&N4Z&d3=65U{IER>h$|OY7;vkK8cV9E
zL9rf{Et<<#RJQ0@V|goEG=sIu7QOfw^U4-o*`jy;B4L&llxg;eDlR$`O2QRU#YNxm
zim2kE`ADncqSJJSd>d79(W-&7ii@7x^<KqAS8>tLC@xyFb(O6+xi!18MOU_HRN4KD
zFy2<S=-d7uq3z6Ti+0PJu58hjE&8!5&Q)>IR6@D3MOU`y0|=wJ6^be@npbflYgyT%
zD_eABi(Y_Gs%+6tC0Z(5bY+XKYIIaJI#79mOL|l_I`)34YIIP)n5ss{WgZvZP;6b5
zE!yLvoo+QcC@wG@grgQ0{&1+%QNFOM)iL2MEy9+cZG7}3g>9)va?=TOc2=*Wq2w@>
zLdo}z-lb(eD!X)LmwsfsbY}a>B%(D6P0OMC;MfyoUF)Zz><@d6p7u2M(OLxEIqGhq
zidgKSo#18c_xs!ig^mV~j|Oh`;Gy#0SG2(kyb~(&Nfif=&OXUCTA(3wCKA*?Y&(`~
z?V`e?eW|nrzYlHs#`c^BAq*Q^T4B2RXz?q`GB1b@q83<L>KCX>k>v6K5VJT(04%vI
z+LSa9Zvc-h>d@ufkGL>Igr&7}XDx_UUfT+6<yny>c~?NEKT$GTnKhi`O9r;q-K1Cr
zwkohyfh|3aU)fFaz!QhOee`?>d<C|U4EbjSTbd-7yeFVa1-5L}XUivQ1-2@%mD`!h
ztT7wdQmoJ=BwJawrmBK+bd**>sj~l<nEhW_wkpe({R}9?)Q1ZvVc6KzOlR`}-v_m9
ztt*oJxqz+dXdvKXW!c*Mb^r8aB0;5@8TdY<cfl09ps-R^sV#S=wk!f{DQ!6_uvM?s
z{>laBn%tRlijs2`*!qj8H?`=RVp;ll1-2@%bsyOBmBy$NcnAw)<2}mGSr4Y?1hy1O
zF5g)|l_zJ}nvMqI4VDGA(E7CVN78C{FC8sg#f4SO*2|39k`$gHW=o5>t-w|Vw*D9F
zQ%|qQQp)g2550~}9IN%1)Z(O;9ksQtWHiV#Pn`40aP5$9Qp3Kiza%mT;=u2qx#Ssw
zfw3Ik!O2O{Jd%1Vc4NQIE&dQw?xP22gznMp8}tIjl|z&Z4hAFid4=nd26OjG>dtr(
zc>ZwM3-J>^(NFn(&;WXjI2rC7*?6}(x=N@Yq!(dO>|IB32Mr|o#^YXZ)!b?153?tZ
zqdx!I_c^)-k83(e;)Y4v?`4mIREVq><abPq`_OYxn@O6w6ZHI>Y(}gBeP>?Z{DMHW
zV9omyN8dv<y7e($^xdT3dhWbQovHd!g3h({rfqJ7m`F~VJGQOFsJLBw8bd>2ovYVe
zW82UTQocYDs-_5YWwgSn_R$)nq6KIK+Ff(_U{1BSf)}jZ3wA)BJdH<9^)aVHn2RsQ
zm#xx*8d_hB6HAZE^C|UXu@5s<?)E+GOR6jq1ti+Lacbd(Twcq5k4GTeaTi<tvPD*$
z(n>J<Qo~lXZ-wOO`R#NcPEAo<%OstHTmoo|2Lve2;}$hEBdH~3d1?yBG>3tBe9|^@
z!MucyuH{9pG!MIqUzmpfWC4t+fWZE<i!Zt9grv;^7&jD8j3V`_0LChS@sR@<OD7_y
zNjNcnrFm4E$B&H~H(9SV4;NdNb(>Y1N2zK}rFl$RLNZ<QVKff~%}5X=pnIix+*vcV
z(mYD0D8-UfX&y6b9*SGC(mX1kN9FT?)5kSaU9nqfE*NFF2IwlEN9FUF@ZA?)lFH{X
ze>K^XU4#89R)tI3&XwlzxSEH8W-85N)(TmLVY~8qR6dVV9$~>6P9ie*c_?*ND$S$P
zJSxqj(mbkYD+&?`?@eqG?qoe&#YsX}(N<Nol~-g677C_4>`l{!?4vcy#&eIhQqWAL
zdCaPLT*ou!c@!5`c^(tCqQXn^tZVa13cL8u|8aywvd#KC#XnhT9+l?tG&PTu;h$=r
z$CmGeFO}gMGMMyvm^k_eNc1Rf^jtDMBpK$;*(fnxm9s&aHWLy41%u=%M_HiFMAAm4
znU&UbNogCm?;+Wuh@X(qR49=z$c0f_iD}a|?jY*oqo>j*lzAH(I+5gh!qHRH2zT-L
zl($i=_>vMgidA-WViXrvszjwq2qBp{G2ST-$4Zr`REbKJn8Asm93PsEQ5jyT5_2bw
zOUziQ63tS6ftzJ}s`T#y168VoWW7RNQI1qQEi`#yAFYWC;gfits)T}0DpkU-yb{w?
z;3)hBRjJQ=OMOaZaTc$H;z3m8UX=r0<$ynO4tVKIe0n+HTWvd#kf)ze>6PIcHmJN3
zc_pL!>Q6~BRH{U!N(8Mxbz((HY(5*Wgn~|_FcoI~r<T(_jc^x_UwI`8y<1Wk`oK}G
z2H>^#OS9@4U>0K0h14nEe@<0m({AR_%I;OFM5Rhpszhg`cf{OUml#%&jYXWaGQ3hH
zDzAi{j}#k^BF0N6a=~@>(HhfLUI_^O38|+YkWaQQ?Xy%RG;|`_T43=fr%Kq*g3>+{
zkN+^LL@+}?jBCEA3T%3zflVoOXYfR9DsDsNl&aK+N`06(NGF70-g#}&x^fm)-3_}@
z3-WB%1PNrk+R>AS2)4RiCnVQZ3gOE$PxvB~;iY92!=*36w5%8>=pS)?6%4#=Y5vh-
zQ)8<ip%DZEnG@<D5qY&aYS4=(m?T6vFt@WWlJeH|x@*G#tuL5HHigK_^VmmgM3@Rt
z=hR5MbeOImdYgxAJl2zK=Kt^(-sNHP7EUB<pfQKi%uP8h>fLVb3H9bU5Dio&w@xRZ
zP8(u<cnAGM?4J6X*QAf+3d_2*biJlO_=XKO9uA`zEoJ7|VFE|8S&+~4yu*WbPD^$c
zGdKfjkP83o{2-|-?qMISJkT^!PRvb6nuw9+3j_oI0=;{dl`>Ev>cY$=i7i|Jf3hAA
znZ7g&qE@_TrG+glITfO=5Osy9uT8|AvPYD|Lks*>hHGH1LevxdS0U=Z73ZPEGj}UN
z?tv~9qJB(7t(?=6-~y3Wh&pqjn6SRL=ev6+hd8^x;6EQ5zx>Vj27W)-`KeG|ToZ6B
z8@25iEW&V}cO9SEZPZ(K<BWDpRfxJm)DwuN1pW4Fm5sWqY$<v83ACdOFD<JWULooU
z{?kO28x`!MH6m0t>VuLTRCLSAMop_UW#edphYOgO+o-j3S_&00!_!05Q*1Et{FRMb
z(UJ?qS_O`$5%i08h8Mf<elLtTn6pwgTUAxe)8@fpbN}?@w7GMEw(j4&ug3@H9}yo^
z`|D3m5-|spM`6(Gc%PvJ-%k^PLHEMZ6ix5M1)u!noBa;*h!Yq5-S3Uvp6To=?82Mr
z=~tFehq%|G8GSO?;ORzvY}sid4?nRJyY}IwWfj9KL|q~3nOg*isD{c$eGzy?z|>QZ
z`q0j4DO3a^eR_y`3MnU^|G^M7#nSsDA2EdA9gNiCsw$HD<wa7L$U8&e$ClzylBi4^
z>6MwfWS%LDv<g)J<pDr-!SVk0pcVV0FmeL19~>j8UHj`^xYe3hhEId35$&0V8q&E?
z1njPP=U0gNOv66AvERlT4ZNu9`ChvhL2Yc`v=NyY2g5i>f&nQ_7dIRunvf1fVb?$$
z{&3g}@e@8#_-IxD(Cd$X1ekr`jR(*IY1+oS&Cyk|<{jfE7>cKg;!g60FYAtby;XC+
zkw45TvBXiIf9?Cp2;)tZaj!?WP1=4hdmy|*7Pa~v!*CyZnoEid#}hFw%x1(|(08Ud
zq4}j34uUyiTZP!m6uL6+akQ-y@BIlHR~a@bGvpLC=MAu-9nGt{_$cx+>D*O{7glwC
za=o$B>TgIQz^s(+ENd?TJ7IA(TEUIy*=+(*7o_@LnCTUqQa*uc5**NIie8^a%8Pq0
zIg)%DDKDO;$jKDz%}3ob!pX&YSBixtrn7Jj{D}g}1yeX3ahbLLz1=URIh8BLqEaj-
ztfeIgTqzd6C})TkP_7Iwt*U^y(pX<97HFkZDHc<dl-HQgF8np#n=0z3QY_vb9x=Fm
z($!v`n_{8iluEG(*)&6EL8^p=&<t(q_-a(Wz>t+<Q7INidI_eOO|huLfT}PcDuq~<
z(7E&F>4gCm9REZ;7Hy}Ecwrx|fxAkvs5};Tl`gfb3Z>mG)KvRujrS_W!oIT=?|!9N
zG|39*o>x#v_`+lHUco8lW9#X9ET)k1mB(UQUJ*rUs`P>-r5A`zXqS3&=gA}GA4e$D
zwpo8)Rh6t1i%PM$qsqK<D3rYtv4-s~?87y1S1A^iVo@m;gPos7(U7yh4iIO>3!)r!
z_9(V06pCZ&i_o*D9tx%56iIb~%%5B+)D%))JpRLmLeUo4+;DJKm<y`RikFvJkx_Pr
zq>2xAD^(TyRAnl&1OMr{D0)#eyg)*^o8ml8jIB_#l@jxcF;dw>@{|*E+ed4v!%6zO
z-Y7^$;ox%3gQeKiYkuR^w!Kc6Q0->98guuBz33@*$dxxjt$BI>qHKk-UdrssX#09;
znwfpHwz^FumBinX!$GkF-SKD~2j1_=Ji+0D&>4vJN3CSoY5Ak!rG1%{Wo>M`EtF!#
zeS~GLdplk{9#DeJfEm~GM_68D&6uQ~WEfE1%y?wdEqXzcAX*%GGyWywHf$Fsz3AG0
z@l|+vRa|^9j<HF+K@|7>9&R}>2}RVYfs%Xxn5mFF5`&TvXYe3D#}+3twXw7)G@ViV
z0>LOPvq7Dxy}oTno7z$AW&*Tti^XiBLsLDTa+*S9XvG7p{NC}|IkKMyASq{b`Gbzv
zz6#pkkQ>#DF2lCzs8LV^l%X~nACG_ixaOS&Ba(H3V15F=xDLTV33N!#pOUwT;<xGS
zCbcW>;6BK|A|~W<Bt1FJ%f<nIFT%~PL-dZwsF<BHi%rU6-r%gERuIQd?6I-!w!P~L
z#UDW$aEc!m)<kJtgd@uL<01i|5R(n`gn(c|WlVx0gJ|SkhTn-1x_&PSyrG{Ub?+;+
zV!6dQND1QDFPa`%ca-%9dBXXE0ahI8cEO-SQ$>(EX`W#4Bjwh9(2wF9kC?Rd5G*F*
z0LQ`r35oqM>HDMhl?U2I@e(+Lq?8j=Y;M1^k5{OywTn}RD=efOSN74`$$JiI!TobU
zFxvXPplwnmhyIAD;*D;GK_)@6B+H;AS3m=A7ZQO4PkL42`5^Tu_6JEn#5@o>(Ey@k
z9F3FSjTa3N7ieU2XU%K8x~Ks`VMH?W2cv8bZ>2`rWr0tZBN;XDLGpv&JUr-Yz6Jn{
zPNQxd{2{JECzd+?-FYdJD!nhwy|d!7#{ajqS}%X6-utk45YO*j`!|Vq1-Y1@B9h^K
zPHgjnAMId>la;nf;Kz7vPL(CzM<y)aK5JZrHyA@O1|7*obHhio^IGlRH|#Yza{&w$
z7TVgj7qn2%Ks(QA!xfaOJd6@<t1<L3%Nx_bW*GJSI2?iDy52!^_me>`YlPR^B#R6R
zqN4~B&2Sk+5|0FP<&x{3v1<fXjU;4Z@1Oj)M}W(Z<M2C@qDPQfJZC5PP64t0Rp5i8
z@kqa&dBD5vC>*rIPC%Q24?p_;!cQOQBEn#twGoc%n>0^5=ytJ9F*%rujj`r+>Bgx@
zmG?uU_Lbl3dM2m(jW>*=?;*=z-=j-{4$vM;e!4L~c`v-g&X2r~fpNV6w*uoXR@VBx
zUaRv*t3Qleai@j6@}U!xzTb9(UMP8HpZ^i0ZhZ#~H-@}mIvIi>Lp~<PpoM@a3`pi-
ziBge=19t_<@_gPJ6pf_|2mjjIuKk;Z?P>EB@d?gcN~fnI)C{P<+kS6G?0!BFL)Kn<
zwVjnt(DlbX2-FM6AJ)G3iAoQGgneY`55Q~n^kIIcbba)LN}*b3+{Whd+wCz52i$mJ
zy4mi2Ejn)|-YI=zhgT}S^xA7l-?_yn&cYT$WI5}-qVvP{2m5%1%NkFJE6@1!Cvt=N
zx_q9Gt^wYOD>D%Qmb{E0Q?L5T8qRI#h~}!|d+#q^{nZ7jo|a!4-j`kg(S}L8Mm1>C
z><3hh;_xQ$&SO6u&=HxCfCJyrQHds5kg&1$>ljj!nY0s({ICa<altSWz=NkbN##`W
zFo`6_+$_-^#l6`ZGJe>0R0g`;wj+0_GEO;LH-MJxQc*izCtc`%rvrhNylqGQJ_((k
z4_*Jt8-@K8=uinyS~sunx8rCzg+`b|>F@%#OkH9mEot)nON<DvWSv&B{JruDy;&M|
z4p7k>@r>Ig%4mft?V~k@oGM^<l1o$eG^JnkhLxEW0`R2sN0RP*Qz>TQJu3wj-Tmv0
zt?h<_s+Du68$2yC9(QphT((GBlvbNLnhX{9)Eb$V!kEd_9my*m`J_>rFHQZSIOwN`
zP=kIlx-2A1ZaS&`*nG#o{EJGwy#M!NVKFQ+s8KceRx|BUODEX<+xh)=!x<L4bArNa
z%7(_Nq~Ai@*9Y9i6d)`G0`*mHLJIR^s_~G8fvs0y5eCY%XfRK%daR&R$5Q$o7APt?
zbv-cGN#Qs*9_S5m`pFsZr_YD&hBH9a7f+MXb`iQ5Gjn|h2BV9x7rZ_Ba&XWrskU_f
z!fgZ1Vh{~h)!*fk%}s=Mztif$NHl2Q$a(K2#d>XfU0EkZW-?j=G3>WdE>cD-Tg5(F
z+anN~Y0qm&#|(ktf5G%n-gD$Nx{9MQyfePn?M1`IN-KC8TD{?gn;RGbM(c_QQC1P*
z)=zC082hEMypW2L`&=@gg;A$}djnwl=HL@FY_@+NM^JnB$Zo@$ckTk4$NeROpXd<X
z+{lYyX>lcz{lwL?MSd-{qcRQ;?7L}<fZ{!JHImHEanvi$?v;kcN}#5r^J>0x4eo+7
z!2jiMZ_zCdsX@DFALm`5x?vFS)V+4l>m@_K4drO3=It#gdcMjPF&z&6A{Js975X<7
zH;>#+BJdz9Z1us-WmpxqqJ3ixO%^qssx}lTTDS}*=bkGt$-_8L5Zn%S6pr6;jqmE(
zr&myb5{IKajD56*rPw>pZ;YcEo=@1X0HfHU11x3q5H^WYZCto@NZWV?lRd>%q@fh%
zYEnnO!a@q;K3O%%D3*SNfoihYER;)hAc@(=83*kEGvlkYa&Cs`;6d6?&#_|)?C7H4
zCK=M;ZjGbM*zfmYem73XETCq^-15ZWVsF*kcx|lp<USvS{c%6N0CwK`Vi6(va%SP3
z4~|as^}r66HJwNi!V2?D12}}JUnut!CUIgO^J#kCVPoh#tiv}fIA{IAIHv=LAQhW#
zb;7P97!+#N*IjMv>#nACw+B+E*TqlZee!?s&ddr}ca6!yqpH*%?9^nsio-OJtB2SJ
zZ2RjgXyUM~L;FaLRuqOIie%G*=D|7v3mVwKps3Rim;f;s5LLuzbYXD=_+ID><07Y6
zhM;3~onlCcNS-!_XQZ{jGYgrqqjBBv1fFEXq2ZPt_<i8TS#*>GnahyJ%l;|*VWRQO
z#&%ti3Ci(9`oH}a$_0v!t2~f8y~Z=CjL)222)8l5vsCHfIEUZa*Otb7iQ~eYTYPB1
zwz|zB4CXsJzsyO-e23cV?J?O`xZ?XYA8ffZ@N+Z@wuL42>;}%CI2s_#$LrjnQ8oe$
zQx4z&0}6Br;V;VkL*T9ivA&BvfQTbf8}cQddluGsw_R7DzCvlTPb`r&)af<W$PbNQ
zX?H&aXOR1imb>s2KWXNmqJzQBOw6&lUEg%0HJPs5uCR|*1P9yKtykR59+}hqA=rb1
zLb2crXAk+_bK8=U#nFPm3olx6;ubPj-`cLb1<fJy!;vc#9#Xi%K3e051CzhPXFlOD
zUIlL@GioCECygQxI<GU4-ld)#kmh-mcp8SW?+-bH<LLP46mkAM2ecYM3<~;3R0sSq
zT{ce>SFCwPP!x9sSXc>P7dNC<Bb{!@VFax)QaC8$6Q|Tlh*2r@;G|CqwS+H^^tU#g
zK78a9Acg`($K)muD2D<!4Y<MiMne%$G62vavpQxb`yc7UC1jf38uuOsaTpN>>S29S
zD|;4@lAn<{blZrKSo4Y(<N$iS2+L;NH1k6n746I4&sTxphruBE|Ji%j=C*NV-~0Xg
z6sVb6wN{==GNR;Le8#Erb;h-P+me#ZK2xVuv_#viNTRk#$I1TmPXi>uhJ>~Vnz9wS
zr)uwII{-!D(&+x-j|LRTB0FfmKIjmYY!Bj5<lw;vPVUXSHJ>~Wp0pXQHbwEYELaY)
zdV(*$LQ^5#ihlQOThX|w+<FcX@03&*+@J7lv8_P0t8st);`Tm9A7L*{ypMO&-zkA_
z(BmH={w){cKY^o9J(yiz9iYFi!`y%U4t1l>bwAhLY!LI1FocZ$8U4TDofiJ|x~Imw
zR8uJ{xY%kV2wH9xK^4>$N~Ly>Q6;-yTaUIyVceWz>8*L?4Cd!CQc4ClS7G>`!7{lB
zL(BDhvi(N>r1$^njc4%xI@u+3htcqU1loQmBM;mvi5a+bjiSVrJbx?w<pU{Vnl0!_
z_AeP;c6v_&o1D@}(QRh2<O#WO981ZxeCO21grfuZaLiZozx^qEasX$yy6~^Kjywab
z>P^A<%uayFC&1_kAyibdZ0*#lH<9aQcKIK8-I3VZcn3xGi_32!4-sDfkfbsF+B1hs
z)7=Z%3i(NTco1x{#Mw=R6L7QvJ%#_9e!M;%Bj5YCYuQTbNZ=Dd67nUo#)!Y>?i6Xp
z3HPPkL_nWdej=bsi{~aPY@anoG>A%H$pNT(HJ=Rl!%`=e6iood?q&V;L!wz3^f`D_
zw(9Iyt)F9M@8>E$mYd*}eJu8|UfRc+hPh!JW5Zem(Rg7&zR$96A|}&y67NHmH`W#O
z{#WTTt`6iT(uYa6u&!h-knwx*S>6aLeG~O>`O>3v6b#i-Sm}w}N<XI$s16($fQ3q>
z0nXGUJr$eg7Re4(OE)RscvL<W2qxf=Is8=vP3f{IRw!4hH_9QxyJqr4EZj0I?>^RQ
z3#cKz!hD&NJX4)dmrr;v&R}acy<9j`Wyr(E3i`owbREd4ATubWcO|D4Pr#K6zWbvI
z?CHWW%EtGdruet~C((G52{z!x<tIb6f8DiCPTs2T1O;1JLGO+HZn{V#FLDj{EUSiT
zXcFtexnQYeNl%|cT8_Ns`|^aI{8%r2Yk7UL%I~7zUAlB>L*`#ge;ZZr362;VF4CWt
zF-ewOsi*qA+RX8uVb{j)W7QLx<a|CI`qJf}nLo>E@%t&vlB8mjugR83+6GF^z3etm
zqi+?;RBZDdIFMvtQV8Uv4mCK{c#dH%<4qZcrD2`8fh-`k>I5>Y(wmMRRD9yL49gu3
zw^Kao{DM;}yJ<)0=Tl4Z$?<;oQ~Ow4Ty{n0)78~wyL)`}UR<hk{#z=3S9`Xw8+tpI
zn`1H>hcnx-nri70EMLcmhdGEyv%qA^Gl?hSd#DE+Y-*7Q0CEwD_W2hP-%rxjF1Km&
zkGWv2Sd_JmyOQgl2O36PJ{u9h3*fw0n)pgSCjavnxfPiH9bN$zEBT&zx)r%N%FGI>
z^D+O)YD*CoQTdj7*@mY-!Nj82+7|Z|pn;gY*#AP$at93!%4IWTljtMtgO+%o9rE$U
zFhq~v|Las}uP{HYA-g_R8mTU@9gSi703&lgb$4;`_<qXS?A>Rq1x1}#bXmD=7TVhi
z4|U|5W`{ePjYE4iqlt_3giIfpJ}`awr#Sc{KeC19hNJ46TFQ*I22EML&Zy)zu)s5Y
zVEQm~Ehri;Odn42`@?h3o9V-|-Ef~bIn#&sv$r|Z2c{1>VSQEffrw>r2!vvHrVqbg
zK{Nw-9)9-)9Cix!ezAp>tbOPn89|>B8Z&*!Br<l4fTtevO>_F-m{F4HgE0_s<8o>V
z@Uu`OEF-mq+;xF1<Z4@6tbI^APS!rK_91cHu4L^4Y4*{YI?H=l`v3_xmHvaZ4><^9
z?E`Bc(zGkAeJFc58zKg_@K|dfs947I(&f{@njd^*`oQ!74-J(2k+lyNX-KipYMX`C
z=mVc_tto>m3cNY7<&qLxGJVLdLYq-B^T`W1vcV@Wj9u2*SeQ><WQUHlD!I@OJwX=C
z^ua0wW9@@oAjkB9=>yY;$~m%ZaZf=Xh*$=Pn22OBeR!NcKmt~IcB88HA*;@LAJ#nY
zgYM@Fc^@1PI<oeG+yrC#@O;{bY{a|m;I5taLFK1b(n?PI!0_SHlz7|WL#2tcrfDDa
z^jRu<sMg|Zn)P9MO^%a3RBLih`miu_Qf^b=?0@fW0@qum@rm0q{2cUQnT#h(lrRl^
zd6!Ehvl<oo79df>pI7Zd>Ql#nM**`Dd}pm+1m8b*+JjODQBhlvNe^Vtq-iIr=RC;T
zmLqRIbui;s*`{E%eShMdka4i1&>L{%&5`#C<UFXf<a6Y$Qa^LT#aEngvC_oh$eT3!
zi+BC2wKzxKj!n*yH@fv}+36NJ@|LM~S1$4<T=}15+nXcr%QJ}bu7`gAtN3zy)cq4S
zj2r*_MH<4k%oq*HJNJG`qKW#;(Sn?T?I61-_5zX_l!y$Av-_;LFR!@I7WWeETZGX0
zdH*JX2RZU~9rnEE&3oQXQ?S%hgIxQ$Y=au8v*4Zu_j1+#6^)jBe`=6=<k?jR)#AYQ
zJnpZj5AS*ZzHqzK?j}%)Q7OIs@|v6@Z;rf?ck8rNePeWFQPXa0+qRR5ZDV5FPA0aU
z4kxzlNjf$s6Wg|(32)|ozwfSl|C~N+)jp-}-lu9mwQHkv04`EC?n?E%;yUNL$kKG7
zn%t6}I=!ZRhU+Trr#fV^k-tnNcg%<@cER4HaM}X24@|b_;%;L1Bai?2rAZsOE#SC$
z$K-(Go0Ep1k;&b8bkPcWW{4bOkZM_{6LXgfG);E-=RMo_PFT%c@++0ZCnqq?@rRc&
z*JUS|R%J%Pg)aZHcEDwgQ@T$cH)#J3N5oPUwm}H!`O|!YqmG#0?c|j{UneJ%p+raU
zAP4_oF-a~UjpN?V#~NHEe|B?oWno6SgEnsU^~eOp7yi{r;$6!(I^?Oafh%tKsu66c
zXJdfzR&$Od9Dh)P;tDhTHiQI9Mg`&NJ<hRTw{;HJ0W0p7K1kvv@`dwRO-Lcw`f8Op
z;6fn;-!qG^jOfmN<0TLWnR&*vL$gn9lo_c}>|sd4)PuNIfb)Z0Q*z@Hp$xq2V?tp$
zEyv|sEYbd_q_D&+bie+j%fmMBkn_)d0oV;Zzyjs?aCrizp}#Ofa77+Om#{wm1v_45
zhr_!ZcP29n9$rTweq8?zqh6IDq?;j_e#NTD2kZ;e93jFcyran2uNA0W!Bq9BHGJ6x
zy5{gFBRGwGAE`OO=4f7jB4%0lL#ICQvc0V#>-+C?^b%XvsXQh@x48K0r<!a^c&{HX
zzDx%>J04O;x*N%+8+Lmh%=?I*rTNJ9*i@Uto0r3)5kxsFRRdPp@<pWU%y}^;H<nDx
zSqz!eRT!jwNqYfr?_8}~2xgtH(3T^+yqW!W8+YPDI7oX@TM=!*B@}3m5@N}=rn@?N
zEpURTvK<Oo@`1S43Hp7J0+FBy71qU@Yl(*+Cs%?6^CPMd>U&~93LFU^$80+vnX#6X
zBSuXVul*A2xV|kA<UZ@|G+l}5gr2dFrT{orrSmFq++OWG`)bPLFvX@i#3;_B2oMJZ
z86vU^)*;6*y`~b&9Nywn?>e(#86W?6+?udaGt62L<M8?i(RiArsB+Q2isC8NT_*RW
zbaq$HMaar0xB<OBnL^Xm`^du6eIJ3W0Wrx^8^q|qB3XM7G#Tv-s2{PXsn!_DF_E-4
zv7(ZcPtZu`d+E`F%fv<j+mOjl#UH}lmqSsj_gBb8A4{7aV6~`XJqM9Wj^}5=#xl`e
z(+WP;yZYxP0Cflj9V6x-y%XX$7F0o)p;DXX9@sKxGNexzhRgo74j>s%7xx7xy$Z&S
zH38L4Z6Jv<XYKLlF>=tT8NAl5DcU3G<vWPpozN5MckTw-?wI{+p>2PJcVZ5)B`1*I
zNDmTy;6J5$dQ_nzt+q<`aHb~Cy+aMMPH$ALKtMP30^4<)A@Z+gMv0LdH#a>^9D$jw
z9ebG_tS5j{WW~Ee*uiWoZIjKuzIMq0d)6i;!GRsIWXEK0{soU=JHmA(%3}h_giL!3
z#C_6_^Pl$v?DD~tNH64fDg|n&8<7*#_f$WO6Uz!VJb(N2HlYgiuK*$x!#>Z+q2s~t
zaUc5!;qAQ@UP)M9Fa-RD;~fPj;vLm*_jJ!k>Y8pr+kwHiJH7TxK{}E*#iA`!Gu~X?
zAvJ2B+C4F>ZPR6)J`pjx$IngQ?GC-ig=X_!zEGXqfIRWu2hr>EPAE5SD11kDy%zoV
zXEb<N?@lGFs7N4bw5sVlK^z9)QVQ%1%+LX8G)yN4I}i#qOe{S#!R;VmLCBnG^AKI1
zf2F%L`6=>lo5RTR5!N5vM#_sy|A9-I*ZcET$l6l%F~UmE(I@Q~vEPW+5k)uIBqX$4
zq%CV6p99u1`Skkp)zAwF2b14__G_)c@$)KR%;_R3hwrRMXt7!8OnV;zlgPO08YapO
zhKt-=oFm@Jd89D@-ydznHZ^19_~aXsan&!eW53RJem?Xx?A_yQHP`mn4JE?m>W4t)
zzPO94Zk&*AlPm1+aybS>_xbY7jC<Q`lMCh}&hG?La@2es@qiF}lU20gB(^PaXLn-k
z_WRK@evl6fE}d2{<uDhak5jcEL4BKE<a^XA7p8~f+uh|4^9C8IkBFt!hsbm|Aay0E
zTnE1NkG-k=J=!G^CX^5>0vK9v4q(rQD}~iY<~RHmIK?cm_0D6FNqX+T4*&t`d)OEs
zd`zl52X>~)1o5Te$vn#QP>H{DLo1Xl4ptoFcr~56UP(j7_KR+w3I;tKxNfy~I-LhL
zzMhPSj4NrINr0lPV(6@dr5Jk-9ZUQ;kO(b{DD`X_KpN{k)8p)LVUX<AQ}VSgNCywH
zsK49tpP&gD?mn_dl8+GLo&5oQ5~VWfhbxp8Yk}vq+E2_DIm-{y_6Su*t`qP<iJuT1
zWax<FHbp+m%VDo6XytH`Flp*i#<K!O%kdL&>ibz=2+!Tldu@r19UH(wq)G@5isLR@
z<{m{JdS(D;QkeVUb;<`1$_?=HxSc8xd*`qCN~{+u*6K@Zi|0os3JA>T?g1F_2bQzS
zj+Y^ix2t(%&GSUwydUF*gCk%x6B5S+9K3zMOej-h4!`V<Dh2gk?iuXi@SCff2j7KT
zJ9gZ(9H{YuhUU5rBCi$EX1NU*72!gRE+FSAS?`hW>3heRH0v9WEjk&EXn?jX!l<bB
z3PgMxywcwq>4MI{TCt97CWv3Yzfhu<hestuDIGG%WMgFUhwwdOA8{A_B`%hU73kaO
zbBl&(t=7r7=eX(dob^j`&an?9fEp+an!zg&SX;1^oFhB3)j}{eXt$R22L@%D9<9Xo
zB+lLaSiy#+`2DNmd%w9&UqOj6Y7C`aA>10dfS(vz1Aj5l<nVChsF8XsrB}&S+s%kc
zVEFjy^{MEUlz?g6($zl}iR!c&<3N}v!N2^-QVCLQcVIr^@0JoVnlJLp6D*7eQbZ!J
z2_>^d;1q-|x_rU1^z*g;EV$pbmSOiZA0>N6?@YDvExBKpFKFiTj<EhI_VYWRGaulR
z`lPWW7iI8MsvChH`Fv{a4ZXOF#sFE-{)MH!L<Kg^cJryJ1ZDG3|AXi+b(t=yk;%L{
z8i`nvAqWOqKyW*3wb5#EgE!$ruYv1a$0&4ZB&qJZe&J-)qX;L_0Q3g6ad*aTz<wcs
zhz;gev=K-|=Go)nS59H}8viO3N<5-06lw@HtvRND15j~cHbi7_`oP@(sdjbG)b6!}
zaW%yGF`#HryP3g5$S?0BOXqf`bX^pqfNa79f=}yg2B*-xIDy2v2BT{IRE6*-lt_s`
zyD`P^vKWu(#UAW}Sbl+ZyFw_=&uPj?j!|*{2TTzkj)IZ!z;<Z=HT`j^KMtR<qXdE<
zJUD)7gfBttrx9-|`d1PA`JMyBvXN&re|0s{n}KUV9Djik?Z=fZ_jRSKm(6e4cxN_5
z^69rXPx3r6AqSN8=cj@F8OOvaj}oj#U&Y7r-HC;?0A@Axclb$F(bvddKkgCzf7ZP+
z{{>SSuGWF{&xN{Ha=wTo%Z5wgDlzy>?=|~@pNHR(i=VOSgqRn#BQKBRV{PMW@O$r+
zg>zxW&DBnzJ5RpQItfo2htqnzn9GwGa_I?pn(uR{BzY?C>fXpn50{E6nL;qFa#JCt
z#tW0O&<P%iQ0CP4qE;E@b8=D}LIA=-O%Dj1(4S(ODeMf&$+LryHhoZFe6;bO=YYE%
zX^#&sJVcWWn)fk_q4a;*O|j9Roe=}yM^fVLgFb{vi%#zZY1jO#!)t~^JE{&X@6MeY
zs0k-@fAw}_pI<1U^<uV?wSzndHve|~Q^U-br87u}UZfRG#3U}unjMS)?5yGm3rny*
zxX;swH?%E{K$e}9kfA=s`4h=^fb?1CZVMY3n=3igs)wqn%_xW+%M(->*=h6gI<?AZ
zqk&IrI6Bn8a3<<a&6_WoWD0ohC~FO^_aOTlwKF~<fT*m4_}6!l=*%50sOtN^ngKzW
z+F@PNGa#nPqhr`cf&$lPyoZ=4*M6A0*!(J)v-Ysq2vC6MrNK@A_>i3tD863k@v0*N
zx%V|k{tgy>5;78_K(ySkGa!@EqO)S;6hR>tf()vHQ)IG$X|xg@{6Psj!56k@4jzs5
zR)db<_)E9=qrCvk<`b`98}|UB4<hmEK6aw#n_KQWy;sO<LE~rOM20&l4Z3<7ymDdk
z3|f3onO|o?KjjNf3R6J}ivTo*S@z&smvVYk7v{>7cf#Mfm!l&Oh~jxzgrmNZb!xht
zR>>vT)=rhBzoL$IIQ$plOEf;;^)<i0CLSPHo_RkIscm6<pgdf>-`XCX*Kf!zu=n`B
zLBCuO_k6Y>3$U1W(60R?GK4<bP{z7+FTEZ=*c}U%H}XFp(ur!!YJ?rc_JaC;NkbtL
z%_Ib%JQ_j%@lE@s#&sa%h&gQV^}2`U;v*=aX8s-;-yKWR7*}ef`W-UBtAlXP@OIm@
zq*Q55*bE)JUmYgaj8}$unqY9cjkcFr#gtiCg?Sy`V8}qL(&r7VYx|%pAty%Lgqh&N
z<7r0kdymF>SV?Aq<#`zS@(*UJ{ySIDOqfRaN<|2=qJ)MxENeWCC4vej&q-}3?;pXI
zL2u2g49j|Hm^(C`K^JV&+z1iZgEIkcxo(oeuY0(p0X55nXN~NC+(y1l#)(zDGHKX6
z*bZH4WpRK_Atj^<C#C;!_6~n2^n3Z+y2QixQOLhiXxiH`^!dFZX3+vML)Od25{KXF
z%00thZRYU@D9}CnEy5<Jv6-_<c81ml5Ku}K1Ua}#evORjV`h(qHBY`=?k3!V_|kQB
zlAnPIh1*EYz^QB7w2Yze%6%?nn6^qQb+Ks-^b0SQdrXVIGqX=kE^_y$Gp@Kmj##%`
z6?&Cxe)RZ>TIVDU11)S!ETQjK82TtDtim<`!u3%XNo(QxJ-7Q{cm(k-o8Kk_5a92<
z(!twx%t7%%<6mKB*FqQ{TbJJugf*>UAS+iV++g#(sT8)=9!0tJMPJ?&>O!}%bu<-f
zX?YCy-I4I&qHlRpx>8<UU0X)3uIVDJGo9J2iN1KB<BM;3<V16xU);oR?c%Cz23n@K
zn+)6>tq9dO1C1$cZLbv8H?uI;);ycttR45tMeQ%T!q$AMOnmA}-Zv}1p#{VKd<j`=
z?E-#D&{=g9i`H0s-t4>RQmyHV8ax$BBp9;j0m$g;`ULb|ychiEv5$HLpWU73*{YVd
z?hW?v{`Ts$(k1mJkSC|W6ZJL0Er;3?(5F;1V{h*MdpgPVn&$i7iO&9JfD?g<H>TL1
zMV(BiZ!4zuh;gR!btbVZI!gEs2t})S1kf1<LnKYjxtzYV%B2xSU&Nn(?_&Dx4O)Re
zS>^_eOEp>ltg}#Ut+s~AMST+>u=K{<`vZ9RwKEK?oCx0&o~y#Ka;PptG?Xn~8BDZj
zGAaIhH{NQ`xxO#v2Dqk*W6#1QS2%q;p6Ys-*89I>+N`xY+_c%V<W~OJ?MgRkv(B#T
z$>DG6{dTZGm&%-oPCT4q&TLtA8d$0M67t^xYzFrB^1oHcCjQHGBF}Kgj&MgViam>a
z)=ndq9k@6b&P+M`Km6YQ9*i%dIy@URuQ(A{bJ9y@j(0(v@u)Q|Lj6;<KhdJfq`1vK
zHtb7{3BT%gNl$pG%$hI3k2<T@i(gW(;@EY+R3|HVP^y(>9Xk8xO6wLn$xJ@mlL%lc
znstj)@k%9*_2rlGT;a<0<OKhHe$spOx<ova@xOzK7gf?`b^fowzkTVxwtHAiUuy11
zH>tDEzSZY)u0L!1N6CN8iT`WFdT-*P<dC#W0Hb|tMN5TksN=S@OVO9YJ*k|&rnHHN
zP;u;BU&CL+n|0G9Tuf<wGV!@**UP`usVhO;(vmH13nHHYe3{ed{pH2)ixvaU#cj&0
zv-~Xo>qSHYYX`MhcI5w0;GL0x{qvXc|4Uq&3&+1};lz*oFSDKh+V<t}^=cezB0N)L
zeJll4biE~*t--`Yiy`SdCr10{!!HI3U);aGllaBiaK|re*Z+rX^+mR*NwhdBpLzYU
zz{h{;7H1BowD%;7i{vg(I5K55#wV39TSMBd7d1fMdh7+0Hr|Wb2Q)@l(p}0p7S`WO
zrj%V0(zLmkG_5dwKVZ7&X)-t(0GhwM8@1h!aX+i9`#m&mrb1$uSL){Sj%-|>3=!vS
z1%&kUc2yp`vvb(q+BV#F&h2jXST1qB!#zztcz1a&=lNsYe!_d{F5;`5{jHM^u@%Kz
zsFk1NApE+x$s&X47oDeAw+HWiT@1Q3O9{(Gk~dPqYup;pcHp6ucUO<v2<%_BA62$?
zS~wr_n(^EORy#aeJ@GtoG*ma#7;1}7NYXF83W*USZU(Og^yhpKot;($c^!xia`juD
zY9j>K)ou>%%U`MWn%17FxnX-e)^@Xm5FAH*dMIYZ-w&kuN9F!L#%3Mu*LX&pSP8*~
z?BwrX1eULgqz^u4VdO*t2rHc~M~2@W;pu%JBc3Rk@Fj?6+Tb10T5Ypxt?%I~wV$Mw
z7!9w4Mn3Hw$xZTovf`FXQafVs6-xRPOt<f4%^-_tXQ<0x=ZNRu18z0sGi-Qo#9Br5
z4R-wNYC$m!Lx_K5Z$jUyEDS#tB@fT&K3rLM$v8Xax8q`d?JNpy=!EmXHaJI)SUn2q
zf#%x5X(v#5t)v{wgAx@G*Cz--<|0B2>zsj%eg<CSUDM7Te>^JsW$HK-XO$7d#7E@4
zi+Hcl`#N0e!v#EVe<t)$KdC;med5a(J++c<pn$c9VAOc6Kvo;6!5juhAbN-15ndjI
zBfdbqDa1s{bt<-zhUC_I*WRZjhBrfu?A>1L{feJ@sv~)LAa0}I_50J9BeYwzO;1kf
z;5o9eET`Rrzd7;I+;-==PClO2Ml07X{c{7uHZtrLg7N&k^v_>^tHE3Yy@y(+9s(ft
znul7|&T%o$K2S@bJ})xw@{wtA_NU`)2E_X{RjAK~aT0v1AkJI(m>=1jvj0;1J=eCu
zlgBnYzu8h<S-|aPR0qmixC~2J2ZZEDD{(pBO5Qd^J~Ja<;p>*>$fBdE=ViHy%TkRw
z!2S&TB0_cHbm{3<L-v3~vB(%<ViV;`{Kau*VnX*IYN!zObGuK-Hyj=~)Jz;g&()iz
zt5Bd6;&@HsH6m6vC*VW>5&HRQ;CbsjtRG|Tc!Ze`aeumUG;lYL<h#iA@YDN6)j;s>
z1nx4@<!olLwl4wu5p{>EyZ290+Hc>?zyadOy@uQQpt<fjhmHh7oZ`>Gk=Cy>bcg+)
zTKzWpx_hVSbl~eC%O{6x@nbk#+OXmSf(|bf#b#v8&fG&zXb7t0l5@*S;<x>MEa!eT
z+eRi~wd9z3BbyAw9eaF*=Kx`H?G^IBugX|{rQy==68d|Oj@DM47RVpBR2*Dr%?dq1
zQMdb%X_U?p@4A`Pj!jGI9M{`5{HTh^f;snbihTdp`MU1L$+<$Bx@@Iwu^yB6Zj^k+
zRnIcI*cX)Yc7;RhL+{zxr{PCrelk;?8Wuw)Q9=yfXg}v>keJ6^9uZHADM`mH&Px5(
zQok(9(dYVx%z)DK&@cEkr?6$1Q6u`tzAG<ZA-)(hgCeN8qP<Dfpw;`7*{|9mzmHdc
zFmDW$qkXieP|qHeT`rW>o@MTGxFeoS_AhS!I4A5UCGn2%=H-ZrTSy{^ITlRxuP?Np
z7O|$@4^Su`KnPGj{H{QA5U<c&kxcJ*lf~|fD&L{weQ-LrvQkEWWN_m?(YX!ZVLsBJ
zo62K7yBI&T@6X+t7ipF45o&kj{PR=4#YKZ6i+w?tppQFN=m&`m86rQz%(qGqnYY`=
zOHpE@FBDm!LMDhPw<WOKsy%TF>QX5gg_nG5V(=<KhcH>baO3-YX+Fw0alI2ChNkIk
z>tb<Y<o->hWMV88zyTDHao8_7HeJSIZ8i%7<+wSSvSBW18YM%XEJ-Ib&E`i-1^C2(
z4k!*r^*vxs9+rAw9sR*-4UxwMK!+YTZ<oi*V9&K9%A-N0N*<my>DD$KDo&KyyMiXB
zJr`*+{zvY{_?n4krAZLwMNz7B>1U4*ik&kruMYE_1i=i&@kG4pks|``pnp;VD)Ews
zn<)X>pBgjl?H3|!);}XypN}DJAWY%WXxYyMz5Bj+lOOE1Uo_%CA3vCJ4zt2_rL(hH
zpA!YG)Kv>>i_9K#8pHHaaF}Y%w_1{Togdn|h(#U13{fmBszjxqxM(lXC{69AS}u-O
z&$KKkDNt!}Oiq$m0Ai-r$qf_L0nEiVY9Pf%0Eqc#9<4q1sAq`8S@{J|im82D8B@mm
zhTvl5NATy=4=L`tji2S>M21@KvoYw;@v5EDOJ!D(?I&_n+7mB8I4eDyN3m4))i(n2
zVPUH{WTm^E6Y!eR?SVPCOX)#X@uNZQ?_3TlCZtl6<ROw!00cbyGaSsiZ&vJ1X;srB
zzbPwPET(B(E>Oq8{*jr&V?@Y9hN<mo*{pm;rX$6_6x8yW)+#Ez!PwS^lqjkm&UYRr
zr+wa1%97)S23UV;fB+5=S>VaNHQ4di2Y%^g%fD!bDx6uIR$G}#kYg&Z&J=*&qw@aB
ztH~Gj`X?Wky?yZP--pQ*OoqYa+^83x!UFA)btqsy>1iQ9YS0UhN6GXr;Mx2TODF1U
zGZb2&l>|8?$8}*Sdl0?5w|9rQZ}6s|Ci|}0wbbWAh3W<jKv!aeri#^7&-VDZ^m+`P
z(_vML8*}5EtJ(2$7F-`k9;Xqa*vLu@Vq%e%;S1nVtVDZ5YqP@S_&HRyn<Qbk%9zB>
z%fD#PwiR!9LVMeE9!i2jkvCZ|S-n>JA`%6;OaoSftFayRl5U)7w3qzCTAP^LoV?6#
z|0kfNmPtyGuL|E#c7p~~6O<6P{H8MB)K7Lq%!|COV^&$+^tiQUn)PgpPF9L+0@PVL
ztbklhDm?CGxrvZm<)*lc9aE9bl>wRXf>BpVsD3svCC;|YRqrs=xS%MACT(RtmH?NB
z?Z<kRWx)~nf^U8%vRc5eI!(2ojcB}5VM1{G(j<U9a2_-d0RBaf@R28X?2F-92UF?)
zrc|?Q(CQ_8zWi*&y*NMYS@-pnG(nTZc_E;ZoT&EmdZgd9ZuKD0KypL-oJg47lmme!
z%?{JodEYrEZ=SW{M!p)uGdd{$qHk-qH8h~@`~3)bzZtY!rfaz00XATBE#j%Y+2Cy`
zzAG~%bqLc0b>YYlI0i)~TeEa4Tn;L*tABb@LiGXbi3guA=&ML(!@uVEMr8f_S_4~;
zHG?3l_QeS}%5A!>S?uPPUpfaHlD~jWXQ)1%;&P5p_@T*S6JWq%*Zn=hVK;sRA_$7F
z!Y}q>b+Hb>v4!o@>o$9_u{blZMBoKHcYg5!=~SrQ^3h@d6qJo{qGqFXFEaJwoVzs2
zEzpzN$GS4HLnK@JQz+36#^7t|5_`sVA9?72Vsy5h3omyWGxw-ZsPgt`ruQ0&F6*qN
zvud<rXs29zZbGL_%qJ|9ziHX#A&aWdH59+MhW4niV>8xJU%WlEE*2WqTPFqGkLy<G
zO+PvXJImvq_6q}`_u_kp+WCbOf-fK>v{J?&ANOnSHKdO{(ll|)Dte2={v}Ma5R0_(
zkK$)Bj;3Is>G~4NUa5dS=`dyJLGi0tc10gLN{yj!d=Mie{77p_A1Iz2!Jfg7Sa_gD
zCN}=|5CI|<7j=rMo)}eqSXXNQ7+I!{gux<S_*y9M$n1I@$LIr0M5@)9RR1wG2d7k9
z)9Zu-RA`Z&^YzG%d7C8rI<XnndgfbOq27u18BN-4>W!<!%?_Mo8yB&AF3~~d_}^1l
z=bg~WIZ-`NkciegvO#qLeab;M@^atW(5aL^;<(|CVVosrllc>*OcAYY=I{}%4peJ?
z_-SJ60lhpQmMbF%D4H$oj{AZ#Q-AQ=<km-1+O%U((pb9c7zc+|bolZOT9Hmy=4;Y9
zK`%O7pu!@)N09;)MmXB(E5C!NDU}M-;CdQje}}bALl$(u?9ZaWiJbbl-kjDsc_%{h
z9+xy3)cb~q;_NW~h;5t3bFAO(o)Kbz<gHGY+%hmjXx6IL_2<+ahX;DFZ9UJ{aEZTM
zj$vn5(;E`MBVxe+{(;u{Qn|xp**;Hwd3M6)*5LBx^5B%IwlPXBo0$ctH)t|^IIFcY
ziVs}{XJ;9W%UK8*ujE~Zy|LM_R?r^4=cPxcEyPNCzDsB7CzhMr^=l@${QhRShX|@6
zVM{O6lw`q_d&><!_5ifbD!RGAVI+RqvRvbWpo1`PZQ0G1VoFhz#>&F6#Cz3M@L>1I
z+DVnYGV(I{E5eJPA2W5SJb4n|dtbD4lfOTQo223x5`&>G=z5x%+Pz1M_P%}AS9bM5
z$8->BTP&5910x@xybHemqwyhM4nGwdEIEb@xKDhZ^DrBGf$F<4oK&^7^*|5kmef-l
zQDGA@acIkdr6TIK`au{lb*RocZg%uZx%NR5dvK3#0qXVUha&)?x?>-8#u7DT_#?Ym
z)y;Ti*f3u3*&oc3>mfuyJKeWl8SANkPF|!r`;;$^`bK0e&d_V8msEDI>zmo!c?mWm
z#KLFt>(2GYyLhkh01Fg8{6@@3u=3$eL4AHXE85|2yd3&#Vb4w)hxy-oAR1Y7a!cxu
z1GQ^?52bs31}1%^k{}QFL#ErO7e|kfdZe@$e-|8Yze1GASDXa@cB0|{wSa3=9BM9O
zHPb51EPn%+B^N$nnkDSFReCn?xy8J^&}rg5>HUB-!bB>{xq#U_%z%pD-?qy)P9BlG
zG5NrgxKZe_8z%d#^t&cU@pXaK*%(tRuo0g;wX5LUd1yB9h0vU>(6^>kk;5e;*FM)m
zaDtdBSi!hPrm;kOzB;BI&3}9$CfMT0yx)Ienz2#jI2N6wB3|wJm$|H8Mn5_qwZ6VO
z26zi2f7toIZD5;9&wp)p-0XLvHj?N}TQKVcc6%y$I74;<FIwtZHcdO9L_L|mB{G@%
zRv1k&Zr7)k_5<F<5x|MjxG85Y7)ipd){(a@jeL#KUItjgv&{yq&<2P@|9ldCMka5=
zo`iq5LqJuyx<#*+Ktk*~iS){JkQ~``$G9XXQsiik-DWF>UK-CxVgNoHO;R3@Rrww?
z))12aUR^xE;fN~jH(>Oh7|Mx-L!aVY#l)QIBE!jfxAH~b+$@tBxwb65u%)uN6(k~T
zQf2qB_bO<dVAJ1mrwG0)oW!nJbE}+rXC+PNC#t%Jr3Qp2QT+<xmi}Fdr~K8?;x@?W
z^;TF(;5Ci2Tdcur<@rq9;v0W{DQ&Lgs9B@xpdu=t#BVqhcs`D;>ZUm@<!N@)vSZD8
zyg^x|U+jDmcOyOx98z&HZt{4ORCIc!`pP$zim2!Xf5wfDs0D%~<nM6xT0LpVL;5G<
zw~$AG|C{laX{Y>4cZ+WSlkO55smQ&Zex0{WcF!Pw{A}{MeZD-F>KXUKJkn)d=FuRO
z^@B|SbrUAwO)PZgp~s}Hj@g$qJ}|=63tbq@_(m5LjhKexIO3Wa<fL{%U+%{UaZfrv
zzi2p)D`c0$D~3=N%r)%5)_QY*f~?g+%WIo_9Z~n!d9?W@i4(8lV3zE=VJ_q??i(!!
z7hGlE6}s0YJGB(a4S1Ti0s6p(1JsM)E|>W_acdKuWjR$BL!=?^?=0TNhbKdlqUOn-
zq$L|^n)<+e51%w{Pnp=7Zok&f!O&E8x0jkyNJ>WmlPHqIxTR&cZ%%9U6e>Ehuc+Yw
z8=(X*)V&m(0LH+nNA<jNVg6iC($kZlJk`yJb#xO(j^pa(2Z>xl@Aq@uj-n&hZ^lb5
z9h%gEj3_{7>7P`?1zq<|vHeP#3F^<S9-dw^_J-|**4CWvu**`2473IM1>p>rQ6rqC
zw@JR<&Z}YJ{5`yUm+g=d3auwm^?IQ>$uCQoHZqv^Ifo-P!l|G~&b9A1OFFB~@V|El
znm)HJ8RI@k-pH%LW(rlN+C>??`P+$qKP$z}bjOz7EY<Ogo2!0!9lGP7uzlksEb3jb
z`|Z!3`Fx6FL^St?FPg~3!Fi79zqrfVzT;hFU?X%<1!?XQHQQV*{+Fb=<y_s55#ADh
zUB}%8c;fztskuyC7ZodnM&EXv4iWa_GNr7WABtf?GfpbVyyZJEot2|le6Lej)d0c?
zh4xtx_obJ9z>48AxPo-w*><+AOOCPHi&J5(rQJWFwH6Y{;;qRaex3@8xk-x9y^~mY
ztIp-z6@Ro%qu0#*X?2yCmuK*1Jo73RwYhL2Q8(i>y05HelJfad@#cJmMKd8-iR$sE
z#YMjW!FEM!{83bgbNMd#Vb!bd=15^{CMW!A*01iq{#1A89~?~buTJ906VXNYS0X02
z?Y*9h2ZP5|>h(_>XY#3FN6>XQ#>uOm7)2I@mxK~irQ(2xc|+#8b;8Zu=R8le$6cdm
zjp6{GtPk_`m_4F%(1&@@SC8GT&xJN#%sjPKNE*cW>X9j-yX@D4qmA7m0hTr9i46a?
zz=8X`(^VNETVCL8_#RRHQHxaL+fE+mvE4VIMJ5l?gU@@ba;*Q~2+z~_?Ygd;Ex;$V
zSP!^ECHFb|X5=9effOO~_SPS`6=EM#8o!1BXNnh(9dWZe@n4VP{4hnE6yCxM+suH?
z2S0{S1|bN#zjHx>JuuI5EH&2t&DlQwYd0vW!uOO&G6|GavP)Lavw}?CAMRiZ?;6>0
zq^1+Pqyc9f-pNku@J&b`dvxGwU@tff<{G42k>yZYgRb&8>b<dtbLvQ_@84WIKfJ)-
zJEQzJMTH!(g_atRMc}Aij$8|xI`>)^V6EVKtZ&}1kKcX`m?o}6lBI6xiF2K%&22Fa
z4d}B#@oyxLcs(LbG4oAN5lSmj%uj7@M)8}`1PmLNH3Ad;Q2f8r#zE;P{*ghJdI9rK
zkirYtOu5cUtQ%KwsC;XHF0n<jo#lb6@1^?`gnUBNRHIuLA&<yxURKsDTd5FG2aIYo
zkC3M0FH)(<hvpk3{gY&74up`6vn7L&5<<hBm@9Nfc=&1jfE9vAIKtcs$$}3Hu5S*c
zq=i}1-C+D)IdOm7fUtCoJ4wem-S|1X^qjW{Z{DtBMSwwkC$k*>;$=Wq`@@8HF(7e5
z2=N7UkZ0~`m;IZ18d<D}d&XBYpS>OA6=l-}T`%WrjA5|akQo68!Kkm6M(IC~NSMqS
zX$RORax)F4`!3E^n|@kXhCFQDTJADAXL&`UV2x6h6;p)w?GXv|@le8<iEERQJ;-KA
z+<#1i@#02jyJ|Xp-(Xp@UdxmUn4!hq2sXe(g5w<igmG=A)sBOJ`zoVC3O>oDe(7_<
zQ99LlDY~onI>mMdh1I*ZB8zo&4o;nF;rDJS!9k<cal4eiau50LsB93j=KpfvcTv(^
zrC@3UpR2RJ*)@=7k|8?9wyX@dmCS;JBpc_db^$VLvg@cKkGPIs-rq)ypA;B|dA#Ok
zp?I5<O;CEYq<N$T?=r2~E3&a})WKT#M;t)FPMvR^u8N*z{Fw2G(lph^PHnZ(!h{l!
z{P*^J&e4I4Dx*m$faSTPtzyOUFoE_X159;FMFvz=Nt5^7)6wewg!P3#Sp4u5ONQWu
zq|hW3*1I5}b5DP|?36CVlu11AP94W@a$_b!9~ib_?P&}zr<xPLgI_dt-^)9R+JB4=
z(i@u@gy%JtK(;n<WO`r0jCqUW_u+axM?Xz1VsQNuKfQBWFoiaQ?Hz#s!fw$WwzmCq
zD$|9dDqqP{Q!+1{UIk<^kF(5}m7-b%wYk_DwmeHRj541AG{-p;0h+*hr9Ih$?Zxcg
zYh`nQRX%D6dnms4xM`b57KJz3yQn--Y>HgyMkMV~k`8oV$d*x^jtJ4G$f=frbK2o`
z<XM-6v>AQY?DQ#Q6Xd1jnEL_P_xaXEj;g1Lg`zpbj_P%_Fh^cZF%dfNBCA4+M<_K{
zC<aG+a$Tk7Nrzj(KVKDAY@uC3_7DO3Q=M!Up(Fa6(8-p$2|y}=u1bc3f|5{#AKKO0
zRC#1kYV24)!A4b4fUB6-Ff8$upptDjT|$@q!Bvoa!OkPt%15%2K1}T*OX5L3tVCAk
z=%92-Xpp4!<|+bqR8`~&CRiHfOisTziCq?Rg9Z;Ge_&*>voU^*ZGMSd%pQv&Rais_
zI%dP>XCxGMzSbVBxw2gqTy$7TuyS=nY%O}Un+pVcG^N8ZduGM;J<bqYv^j?Ep9u4I
zpSm0N?gr+HK9B=Je7Q2FcWz0V0KBc@DsmZ3fnK;%5dX<rIJ7Kc6$Rz$!4{V=Tj%7z
z`ToQ27DJWs1<S~>CRdN;+GarG_^HCAehq+0)3>e6L0Oa9ct3g)ddqoyQ0jZP9AC+d
zl>0G9HF`N{qk>jskt^PjR>M+KGgp41*QJ4NRNwJvEqj?W0#>HymV-FQqbineb6;D#
z^&e~?ictB@AL72YhVW+%A@tFX0>i-YjCy3y--NOoQS2RJxmZRQO)$UUeC4)_mO>m6
z&o!{N9Mt;0jvKe|wOzh&>jzS@pGc!6?&*$<SK@53eK8(?UL?z4L9m?>bsv=7aIgRU
z+@hVd5m(rjgy4WI*xoi&p~E@hoJH5FhQ>>|?*a<Um3<o{TMdW~5ju>Y(>O_PAGJ?3
z>J3|;T%6s<0yUxRnE-7_GN;3=eZz4kS-7&k)r7xLPoW@bS=c?Vd&UUyJDvyUogKRZ
z^W|C(y7I+@>PGNIOd9A-3t|S};^}fo4yrSzI+r5_-vaj%Q1kvf7Y@~p;p8pQy9DB9
z9&}}axef1e%zDkyI>-xZxEn6cpJ>;+gySEkGGJ8-w#9O7zCGRxOh<lf?#``GduU%>
zp^8l>q*BdI^*IeiAS=m0@7J*2=F?0Hx{3iclz_o~t|huwm&c597?*Lgv}J_ohI{4%
zH`HZBdv5FpUgN{c*&9+51Lv7~H4oU`<)&E-!@d+X4B7uDsmkv=8Ci>Ni#J&yruuUW
z&NH4xzaT{U(1kjkFBkl_90>I}cRm6%eJTSm4gwLXoF3j6SP8Pl2-WRV`pYgSkoo>H
zNWwFMItlR^4OS)c0Pv6XKZh`ehu7n{)7WP26bfj{?PL+7DkU@BM;Q9#e~dR=70BL1
z0UX*r|6f>VAA8n-#Pp90HXVijHO8yy&kk=IO~O=<uZq=XtU|r8+Z^TE8my=vJWH1`
zMeB?n7ni=6l5Md+5G4m_(v+Es)_E>2p^Eed<XL`mxHF+dF05|UfE}RGz@pRKhjNIw
zK?T#t`~X(vuiHzu*~b1T@TkiF%8KDYEpQH!te`fY-O!*0f?BVo`gR3H7LfWWS~PpR
zg6OheZ#2u`^4@p4*7)51lh?zvmo`X68N}5Ibns`jm5xt*^8~Ew`@rLVK#1mlm45_^
zm+1fMz*Z&`9O?s^VxnqZeiYdJ&0(hf-6~$@Vmxuxmt5?q9WXoC3^!Z)NfXTAQgc|_
znk1V!&3wtg7b{5~z)$02i7RK4mt1s6=)nhDWKaYRJRS9`>H!`})0rv{7eZYbG5ps0
z*+4T~xb?yX^o3kW4$jl8aN1z1rwKCm$70YSV-r)uZml16Jry<B@qpBP!R4-Ez}lz?
zmIxAdkp-7e7vA=swGyuPxK^&U<A$Q*pDh&Siwr4dU=$@*<6@lEMWlShMj;<{S?0U|
zPgluj#Tv5e?d6DsVZ#c;Reut`YEkkT!TyIoP##(rWZ0dz1Dr%nt<w?jU4b4Asih!u
zwu6P@XQqxIxU3!CsWwX340Ied5^-`RPAOoTT1`F!W6hnT1{>m~YPDohgKi`a!F?UJ
z#Fxz@Ie%y{*TzSDN}+yM-m0+4>XZJ=+yE{8ZsQHTY?8z)@f6++9#H?h%A!$-_HkO6
za(aU+LxD*Ga~cQ8e|&Gy#8LUH>-giTD9sld-TOFR;)xk`z#1grSrSBN%A*LvD(+zl
z|M*DZ{toNK%SUPb^*Cf3`#BcWceL!?U6VpJfFQn~0=AS4skA@{qt}=ENk(9}{Tu8b
z!e3!s4NY>bXQ6pJ9P6Dph3pM+t8%KQ<O;O8o9*c1j!cF4tp$Q8Wj*@Q5gkShY~R~G
zJpEUK=J#@p?@9g>kr7j$9_eVvP&LY%WsFXuYImzw+uN<Tt^hS<%ski=OCnJW_)uo`
z#0n}K*wZK*i7Qc7kmb#mw93D_5Q&tpQvC2o$t6YCmd8mSrSk9z-;1kfN7u%x1WO01
zs@jZ<T=L=GA)speSeptL&MHwfI;XnidkAGf%w>=HC-uNg3e|i07P@m*xym5YXqd;E
zVZ8pJ!O}m)RC-rt?wOa%`E;KYV$qd5GnyH}@ra<sxXKRb)rk2c)Z4ximfi4spSs*}
zaYp(J`TqQ18S%yU5yi5`n8sd65MBFANAgR7)%g)M6HUoQcD*(Y%`%Ui^yXLK;9taD
z9#W(cgh=`tQiMq2e$eNgpK|8wI^9lij;P0ZKPsKhLe^tJZ^(qtOL+owaJY)v=R1F;
zv#2fN5rj1a2q3J!JF32QhLO+NUU&~`Q5i`j+wj{|E@!pp9`C9D*hGdrqU4^N>htPS
zu|RdU$+}+zaitWgTPg?fJ{YoR=;DYKEhv6JDFK?-9*E70$vFc2!uwb8Ce&cKaqiiU
z5B3{}e6>n#uklKN<913O(^+B1EA}R|J7LKdRQoBwS;KL;lOPf;jE*8J5rOjyjmKOb
z0sFA~U)ebtx1i@XrqH1Aau?X&Z~S?InY(Wv9nz)&3G3$iNrjzib+pt`V10X5FB)cd
za%KFZC-uBgSMm{G6Lj%_jYn?=(wa@8YdS}t_whW>wBB)j8A8jNf@vx*EiqJKHloh<
zKmrg{Z4iPODeJwk{;dR>FH9iJ#rXZ0AlG=zS%*7~{cKja((?DDbkZK^DBw<;{rdhf
z`sFwNRqcTI=z&c611!a#O5YFGYdIZIK`Q+P3){eH+_-!aiKe$2uITL&VKtx1o*<^Q
zo@fTFh^C>#U$YY68?T6^+frtB$}3E!NaJiL13V{?B1lmj4H%aqeqp+Kw9i8R%!^=P
z%q)<WaJg53-PmO-QE_shyFa)~!Ot-4!lSMD-$>)VV;8*QJ6qSgQm9Fwt>KaK`-KNT
zfWq>H(9^qmzjdAx%qIB>Z!ODwzSMG`M(%g~&IEZ2eo}tgb1*f?)Sz2#!M6P`DV?&#
zz{n1CT1F_Ku1;TV!-8|z9dE>0uL|z#8)bpwLb&ENb^=n0n>vw!$Ii$@KAIvZwpU7@
zj^omBgAer)-zfqKZ&j?KSX&q4i~>Nya2+nR(V;Zc*el-9D;C=rpvq3wpK89#u|U-Y
z_VGMiMVmO4h`A4Mf4y$L?kd0TT68F&EE8RW1Z~)N6>;=%4WtkR4W&%4v&n3c6wT)9
zovwonovw@g6cUZ|SGl==hW8r&a8h#zg}#c1x<>s@trYCXOBCuS6jkaNiWo9}dlI2V
zr*-luJ##TPS>o@f&)|p)Ic^F$?#zP^IaMW%Fo`R6$R@bNX3i38jv;uJ@(nH`-Cc4`
z{6gFNtLpLsg1ln6RD8sNAjFp+Q@w$tGoOb6Chc^o3tN20AgCV}B_b`*O=@R&o;jvJ
zOZ_|dGK=I6)Sf;yhGO-1PdZZfq@wFoLTcqRj3Ot=oo@!oJ1+U}Ad2s-WkL;897Uir
z80Hw=Ni=#Vk@Wdal|)6?A@L6A<QsENGB~qJ;SxVUM*plLlf=V=kpE;To;+uqFgSWf
zcsdg$YHg5%*bnbefnX&nASI1nTT6@fxG16hrXG*;)`yJwV0)Dp!+hOzOyQ3fSx@2x
zKh~lW%9m`f%a~->)a$b&UCZW~J=)S(6ldnstti`)xU6jnQZVLT&<*tiG3iJObMttn
z-Bq$B5ziNOB^(|EW95>-ElyZ<l~^+2VhgFc!0OSrs2XY^Tt~OGL6+FpEt9eqt=(+0
zOtm=2yfaC<n}#o<d1mQAd|8nPr{)a8+z!{)B^TXTbw$sQm+#fpoKS9_ZA!~W<v7Av
zptYSCX=_8N(Z}PgEjRNnJ5sN)>k;m%ba)j*ZGgdHqoE~;eB9(h1G5@25#7|D{92c~
zT48YL%e@w*4V;PAqgJJ4*%s9kT3HS5ti<Oc{0GusuL)8F(~FeBRatC3P+QdpCz@S%
zZ=?(t4NsxU>lUL6GwzV)B4;*0cwzFUr-o7;%T{gnx%dIPvxe8yqRwdlLba>K&ev}d
z-ZJHByvb?7IF7-$JI-PUmu!(HThW~@rk@zoi<~pN@S2Y7ieEPYtzxQ_siC4%9g<`>
zK-bo48PM?Diai2}B^2QUz7y#guD6BatGAFyT+~=EEiR}#HT=6t>A-c{oTJr2kjnJO
z@P6#r-I<owyS{i!^@qRpgGW{GK1A_=o#O^;TM*Z{$t{2`od7S3wXH8;2{t(`T{g1H
zO8%0H+*E!tJ)6~QM}9d3ZFpY-9=D?xl9~07ld^Zl#Yqy(0h#O|wKS0?GUG$`Lhpn=
z(49Q?Gp4yQhF#Yr6W9K6J3u8pcz(sJJHy*M^l$UGp6)h9%sV*!Jcz#S)vJJslp>0_
zaQQ(YBO%eCWANv{01{_5xhnX(NN|$#=AD^3In~$diawVljVd#?IBu`*I7K{_?ftZ|
zoOc#!*KWJ#wlaw+!?)r9>bOGP8APc-&xM%D=qeYM?4ybBD(aNj^(cWaZ#~+<)Nn{^
zbhcwiAI7eJ24?$=-{av>e3Q0F_(S3)7=#qEp9VFC4=GK>g7sLmNJxRtYNVaesSQct
z$R?fJX6cn9%yxe%@^@Yfj{-f)7Y3q_BtwKPWd8^>uNvsj)5Q_8FJb!T?ET=HP;CSk
zvLB!mqQ%GK)hVav=r<p0JAYNtLGs>5GAH|6kN7_r+>W5S(db{h0#a7nIF82}%d`eC
z3Jo1sDQSK~DY0E&-%c$HYl)~k;8$08JZfz!fVN_GDjjHa%J3>IhOR9G$PgS;8syMl
zuKnUU#Tx(zULga;oJr}>VpwXEORv5!SvzWXx|ueoLt#bx%+$Zt8qwOipoEy;L7lnG
zQ-g_HgVc3L<DXcu?`Osevj~%uH{Ojdc38jCjnwO+u<(D@F)(gcipBubvFcbE!#8V$
zW4O+PsHt<p6K9`~n3E8JLtFtcmM#C?JQ<T>Qs6u8`$@LdV>OOonP;m8bBAZ$;0!(>
z+G~<_sB&>a#@CG~nScBn-0drl^X7vSYo(C2Su!(;=n;R7znhyw5HZ>t=i$6gUESNb
zajmXai;qpwM4&JGJ*HjFAKtOkjKmIw!1y^meg}L0)}xotz;Ots_S<nVSNd#Ub*37l
z&p1GrF_rVP{d@JB$-Iuf(TQ};(b=&)?%&br3N`~yTUSzuIB0<Ak=+;`04u$dCe|_?
z%wpvyf6<6yf4ID-f;nI~enFxM8eh98xj23{XmraP`2$D-ez|d3kkA80fOnAY=c6Q?
z8Ec~NdvQ{-(TNE|Q=gXKg>MsN7W&TJ?{4dd5~bnbC;h~PnVJ-l>-V+lMgbx4>iZQg
z-nj2OSiiWqs9vW2TX$po*4e&ne@7^v^;Y+cN!Jk-TaRnJ2K_C}K5`bPiRm7j=9^o!
zJE%!>$h8fcyrXrf0x0`>3q6CU1BWcc%<=nFAC`rTUFbSjJKRYBw`o)D&@O#QW5;j(
z2Bx8iUAmCQ_})Gj8p<sRkW=ZCILajC=Z~9p<*3h_;@w=R?ri7u6y}Bm187xaMZPte
zDDI^%^Dw$#tz6F%bP-h9lrJ+3GmQoCzDc8N$fN_|NoH()2CTt3vb-BGj}fvEYZ@^W
z%herB{QLx_>T!nj$F&O*DRB@!-EmaQ5<igYxY}N4d{*?PBH85v1@MZk(~*m2U^s0_
zL`F!?UuD=QE(Hf$dFb={E#x5Se-niTc1|hrrI9J3?^&+o+=O6`#954sa31|MwnQvP
zX@S~9Gm6+7^J9~%YnrX&*=fp(@85oLMj=G8YNJ9<^yEDt-?ayaTFT#=wPD<a_;qJi
zKc`kH#C_o6e4X&kt<$wM?gC5?eHnpI9p<g2Q~$M<tD2zJ$;BnaRQ8o$9P>OZYU#!X
zbP39d0lwCwGSF5!rk^$s5xi3|gIAWKtM6vakeUx5Y3dVFZo#f<%#W-0t@TizaLAV=
zmAunvTgFn~fTj%4ytHadwK|71RPk7is8=RK@#BIc<ZKU}C0cEFV#H_fWY)Iix0zFy
z$+pe`^Y^g=XUX`HlBL{swu!%~qP84p`Yr}1WKd+)m3|67zC?TnDH=9jQmz7q)DlaO
zw2Qc6R<8OO;W5xDfw-+~)7ljtg8Xym*z-Scw_+67^m&t6iW*s_U32l=E{tw)RlYM~
zLqEr|4*)p8VP0_bK?R2m2H@((^;9E;B!ca7^j{im;eyPIyl;UjyXS?FW<L^7o<P~J
z{-sI8OxVsWi0{U-!)GgZ7xE;~T?-v-gOsD#Yb$OszBC~A`Ox>imW7snJ~oTSy?EnS
zOii>D9zopi7b^VgkfzSwE2`O2bfF^b>$sB0qVMMyIlT(0r<QMtDZsTR<o+ogD-(Xl
zr;si%R1daI|MO*LJooBx3;h;9&@u!}<#w#2ZS~Ve54cVR2G&-4R9^$RPJ4C{?aucC
zxXp0Pu$z_!|624-sy9gflxenf>cUNuq*t5?wQc_4wOAmoBlewfMmOl*1?JG2tn2Ug
z^Cmg&$e=U~+g@47;}eU4xto?GJGM;&*3O#SuGU@qX8Zj(p#6e$=fv;xu=BC*QUSsE
zoa>gPS-#zizr1*khMUxZ<y&wQz>{?{NH2w`2jRw}SV!Uu=H0dLynAcqb~4>HP!;G~
zEsN8>e4n!opjGOGWCLz+Rp0cRO%~wQmSOCB9x0apR3>)_*c1h7a~z>~nYji=PL8pf
z(Ym7=G-AA#lq?g&X(%MHAuKQEsN=^rP*gc^($$|*EhAVgK!xg)YcTo%MUfH}3NvTq
z!*0wpCaN>F-B^huS3;KRezV7GKSVd$lzcPSc=xU5#pc_^tZj5XuU<JL$lH-(EcU?f
zVD#}aNx4UO7rF5)d}aekw^M!}4~wGHjiC?Fc;&r(ThRdQPchUng=;a=$NN|$lqTJ`
z-&o2K=HOCDHPC0Q@h)jriJT7R)o@^4TdGHFPqi6iWaqE0bD6jPamqkfv$WjLrViO4
zEpVsDWx~E8892ZWAD;*hAIDhjXPV6%Fh_?=4I4MWY(<a^-)ThMu0hvx*A@LidQX*T
zJz`bb@5!cT@x`ev9od~LHYxTCeN@CBI7kT{@A790O&-T%diqcN^pLH2NU$ItcS=xX
zG&=747p6|~Ct*b*b5${2t*`dQQ0tw!E=Lk`Q}^G4zl|z8ytfB`c{7<Ulk@>;C-;O-
zXNDR$`x6Gt{%V`CwJ`G~^y66zIBxypi+Jvx{3<df%zR}!`8DI_hME=mrYS{u*dgn4
zZEf@OJXL*BB>{QPhO~x&-)AD)+LN6(o@6$_>z|I|zmDpQk~n&;nxV1HAkU>4_4r0d
zRGWf=Tu{l`ocyh~&oO&5diCpIx$#q58Jrw6Kqrj`aJca)+;RfHHHhw1godSPo17?c
z?O=ji671qn(zPR8Qy_$cJMY8?4~_Fyx}#7vbb%55`UfBcxK&=S5N~#LsU9(P%8)n`
z>d#&COpkX(<D(+(buBwKxu?zqT1EdyZnne;unz{!Y%{JOW!CI*yOZtu&^=ePUFfSG
zD}%E~%fy=Uaqka4eX5t(ftWMp9G!jyUq*{M`4~HW9(JvY`wx*C70jPgHotk3PX6-p
z-bq@Nxa}fl%1=>k9wWyL;?ro~C!@(>-}4c9QliO`gVfT4fCMl!u-CG|b`eRG&Qy(>
zP>#CJ2xp^bj{V|(-gCOtaGY%F^Wx;5g6gJEB4IGF{i>3H7%_V(8FOtSnS;O{$myC@
zv3i~U*2#VUapd%F+ag2p6|=O$jTBm=3^kgytB1)CjI(77Cm{FU%M^iD-)t9UqiZ;r
zO-rd25Dto{U@aGTyMgoJsCHG&#Td*9VoWSCKOX(U$Q*SwWmi=OjIk%5;4+TIHt_NA
z$XlvyfOoA4Ui=@v-Z46|2Iv}%Z9AE8V%tt8ww-irW5S7TXJXs7ZF6GVnA`Kb?{~jH
zcilhzqt800dv%{vRlD}CU4#Y~#94%?X(dBpwn=Ri*tdp(?CAFa-=kM*f@e7JP?7;G
zT@j{UaV+3+#jnEy*j=}Z((t&lH8^SN*o$p}mdPUngt8mu@rD@`3yjFcOG&N}3-_*U
zX%f`jcwJ*#vD*{Hza+SDMqT{aKwc1e(?jPh4q~Bm*ZvP|Z2yL;a#ZO<Guf;vl{|X_
zj*+7N<78p_Fv<{5P}9+pqH_4~2xB1&;?1<d$_lJP;fJRiT_#|y5%c{%IM~N1@25#x
zLL+)nILIP!7FDI@w!a@x;lBWZH((pNdv&I#X+aezVPEjv(r>wsYPR<vfysr4=NhsA
zWu{HVrS}H{jMRWTYrB4fb{vZ(3&1ty&@QxtP{J<6@vq-LylpKk5jJmkY3bKo_ePqS
z3ipBcUl(LRw6#P)20mUtE7b`JbW@b3=<(EEl!O08C!5}!>(hrjH?eF7+0-kkg_KI^
zOrgx5F#dD^kK!VWh9?v6RL^B-F|6dPlryGS+<dUWSK)Js7~xBub7IQTGMm$XaJbT(
zA&LyiFAlV!!zwnDH#HL?^N0UcSoFU#4*%73sf@$IMi*s;&2zXQ5HP6cdU_%N3b85t
z#~jDfYw?hPYsUT?^UaNQL^Q8tHW><H(TKstAWj5ehI3ro$WfQ?<xI5@OZp_iGf^l6
zah7=^e=R7o-gy$|r(QaM>{Y<u{>`#y3)2vC<o3I4f+5WxL%cUp(AXe&oOABsg>;C%
z-XD6@V-wR1c^m~P?`G!MwcY&eCTX~=tN=jP^^8L~BF12Av2Y#ZQqo#uYVqV^h3PPU
z2Cm8=9IsqhTQvnMho*rRpi?Ut*PexSo7L!qhuP$03l1CF4tJmiMhAu}Hl3N(1TY-T
zx;M-PgxNd(kW(3wCVn8oNvTG|XN#Py`<RBqmI=1fNkeLEat}sz@*ccT=i|*&H?4Sl
zPm6j^m?zAUG4PyGOg?tPfM6S(9~4(ovB&2YUb?0OH%Uin(;>|8v8nMTZ7&Gfo1_FK
zIswakQ!wjiaJ_&_b~d8v*T%wueSHG+UwFGrrc#MXoT5qgF!_~dqp{M*@kKe&4CcSb
zxwE)cLNNWDiV>!h`qEjrR3vcV{jx5Z{_7AW02`!#f2Toxl6*kHV_ZB&oC_iJ1J!6E
z?Q)(ZR8KvS#%TP#f(GN-Btpbt&{~*C%RMf|QBz=a=$i2FD(6Tkh$Na=boOeX6FLYf
zD>!tb*Xp1Xc4wea69_4|bgY^oT1>16lY|}l!525FG`5o0i<I4;YZ#?9GEtTCwyc`I
zcC~aW2^e6SMG{0G3P1GXh+biS0Ef6AOK+!fXf%F}|EM(prD-64J<O|b$DK!|nOT`j
zr-LiaqO8x&b8`FuXB$Q=TdE=(x*H&w8~L$&EE4=Nr10kc=X*QmmIFjUz1N(Ul2c5m
zk^rEo?nErNik&T>TlH<PMFcj9U0&W?5jRVh4WCLs=l%ziw2;oc55?|&`@Ufrjbk?&
za20TZeq9CD@>KK@EodYHcb3O%$-tNnq&%e|mOjKXAr(GOEuH*!bzou(E>#V)JP>jP
zCWc?IRH}rCKLHi89-CM@AK$+3JpJcZ6R9Q`Za1(`3;HdY8~A}e@<Tl0)E{F!X6JmO
z!g*WNCF>1DS#-{HI2vFQ`=)q^;&LDh=dLj`l>@&_&pMs}xyI<m(7%~p+{DQrfd&Av
z?ot`*rW|WhDn%sH(vh+p`8Rd#M%F~sw0Hedo<j+Y-f;P9LgSSxzMh4Z)h;e#<G^62
zJRM%v-5fjZq|`f?L@h|88q)t-;ClLf%E_^@h80yb1%4>$J|B%nVV_)vmRTlwL7Aeq
zeqG(Ae|#AazSfB+@`v%^2mX)hNp7Yz`Uch4n~(a1O$<Y@X@QB~I`rw?M>F!zvNqit
z3||p?)foLr(eH7B<DQA!_Vrtk#aWK|Y)8K>eAZ-Ct{y8U1M2i@%>r%qn)Te9ZJ7G%
zZ9GfhbfDs9JQJgFyt17PlU9rS0B1FcgsUK1+s*&tUcG91(Ksufnu(>T|EF55neo%^
zBfJ97MW2<wAsY$JC*Il}%f>=HeL><(9M{^poV}zG3~I+>JE-o}7sa|?*6$nu3fQyF
z;p&0S(rA6=!H|4a*<QArBzL_Ju>tm^^w)d`v3&pbLr4CUU&UtC?`e=;DgK5yWwWt@
z1?`NM6RX+K`m8E#{;g5C;|Mr&$Q_zp3w5sZrNU`j;*!FNGg3)O0w4q!nj3wpmYP58
z{}>FC_~zbBt|!sS%ZO*zice)BAJ5`-L9Tjs!I#O3!%B9_;#<j(!Qc8F-jX??Fg8Qs
zYuVdBXaZOI+6_7Q1M@10`0#@O1^;03I}^XTxtr2y?OD3oOj9eOY;n3Q`fV&|RfI{d
z*r|5@jD~cvJ6n2jD~{bpGUWnAAoIi5GX5t*zGjN7U#Up3AXB=&$r9^>9put|^G^uY
z^pN=e^5dY`?2a4C00>zitM=27&<M)Y%hq%qacfNmA92)leJG5cD6W*>nsgzE&QVmp
znBqWJWvt<6r}D)_cY<O;2NV-OOi8Uc$pSzM2T|*Qq(&D_!emY%`Goxu&iN=JOUo8V
zb$61^+t+itk^$gyFbTW^%^6rMD@D8jgFzGkBE<R0F<_b{XI0FJfi~Jv$Un_|2oyvJ
zZn&dHYgVlVJ63{mJNsyKE(>05*X*{3!es-Im25a<vz*3L3;_Hz&mElH!?C-`G@I12
zoSvKPH^&laxOpweBpZ=t=PDak$SQah4M@HG7LM9W!q?%I`WF{ArAfu&m+Hx9mB(6d
zAjPdyg%T)Zi{bBI!85}|^LVho&92+y(sf^KF6>TFCq2?{S)@8~86!v32xAhbdBmfa
z!1ffe1Q>sm8`=LX=eHi1utb9%o=CmyGMMvddUuL_4vD<treY4h;g+ZDHF?_SN*kxI
zB}W6D&9i`;gtS}9*j7MGk1`?Hfl!%VublKu#!WopOrP>fh%jCdh^M&+>Z82&EwoRl
z_LX`{zRr-L{JhVsTHz|w*{6b4Lew}d{-~X*V#_(p=m{PVXVAMUFYD&&WgG3cHE<Y+
zg};z9(g*H8=E^POW);b6*<pd%$hV+W;j#h@8_Gc%*YrhA4iH{wB6N>vgg&Sf_|7+{
zV)Y<lZg7_pdy?n*u<3iHbJ8VQV*x}{d~e^oZmYNcax_8NLgkBD*NsT$_%)NyR7vy|
zz~Y4vG7dUx#7d@y_07I-cr=coPTX14z{Q5hF&@oXPZVr5v*B~cQY!BO!5+cqt{6d9
zSP;4+#(kgdJn-osjPZPkxU)!hSE2f2*mi##Zk$cw^X;H@g~Xl6Pr<3}eu~L!RBbxF
zSaDOfAiiDi{cPqh;ILs+w-SuuJa6tyz738oBYB2Vp<wALlPo%?rohsryQ<Lf!I{d3
zA*f*Kop;Z|8Zo-yo>A|{BD_{D8>w)P>)B*g2>mn%*%bAM+B77Ux`k)JIBvYf^z8-d
z)SfI}tTn^SSMSKxlQ09K`TVXdo*Q;#!ZT_S^OxBEgnkAbv4II?bc#l<85l5PiCefm
z&fYB)P16T)CW%i>(OBSK;TkvEFfF(y@SwLy0l~tQYDkLv#ZyFma8wE|J*zguEDN)D
zskHePdx;OY!~|_biW;T1#Dw__o$GXL=(+BcXM}mtm$SmHO<BmX`B{WotN2NjioL3A
zSDsyN1xT(I(x(jwo-(NU{f!%%1pjCxYD^Pb>+Z}p{@f~hJ<K>^l$C{Tt&%v^_Nes5
z4@!^erCF=cIaonp+p%}%@ETc+eo8ANo&GxBO4fdbOJ8pliHw6GOBXOPnF17=FdZ_<
z>0njp`2Z%w#H3{D^Ihm~_bW^%<fc-n>w`Dkiq@Q9%aFYMDs0va1I^Z)D&TbNn054b
z=%(m_1(7A2+XY$L8cWHXqPE!dJONTd2X2E>>(;~rVj6u7xz5#N;<r*WcAaWY3Z@;B
zw6k=TCY$lJhz=0x&PoXXD~~m0#G3r5)Yuz!8ce-EMBY}-h^_^?ke!onM_{OXC$JN+
zH?zw{#Mi1i&4_S}6=SBge}X+cyCa4t)>Kzq(x;o0Iu%xbP2Bwnm<$3fi|mtfk9l%6
zJ~+yW`>S8*IadVgGLvL`8P4(t&@^@;mRiMr;o@1S%wgar|HwIeSl=wo%3Faj+lph6
z^Eh#=0e%#+5bEvFgS@-pyKe6uDVr4+`u!o)a`@Ow-ou4bn5h<t3(oWE0?j-PmQJ)R
zx@>l6*5Pzdp$qZR#j4#j!WnYa_;pL%rNEc_|8`l<ztSMQS){>jI$aKg@gEyn+`-CS
zA6e~c$0HS<gkQ8Gdl>GI1bMeu>t2xnlWXQ{i~u3MHcrin$<FjJG}r-&q-rxYzvRv~
zwHrX78}JV7bbD-^e0t`@qImdH-?nk+ukZ9MfU^%tHKT7}9$S%~upy2}5=<@`TXl54
z)0~I`cPMb23-+KgVj>8G_cQI0jQtO=ZpjP=Vf{qPs{R04Aa!rVdQlxsO=d<PbZ#@C
zw(c=Ud=IV5)*j>+J2iXLzOu}0`2NX(Bb??7YzD(Ddpl_3{&{rEX=?iiRnNocW^g!6
zT(s~wXxo1C+BB;U3^zLc8q)^AtOeQkDYh27sjrNy`A=1vF(A+)Wyj$*<ExV?3Kuy(
zWAehJvvIdXgrsQ6QF5;G8Hkt6j|zyG&*vIB$NvDkVcx7*A;zkGy^$?g$KWWCMQe9~
z%2Zn8UeyJ;^w>?7x`;|^t_C5#*EBZQHAC~_hvO*Fh#&ehRNH1jGCelQoz6|gdTe@>
zHJO#DWzYVPD(zk^f-%{Pg{)M)%US!!lyXiETdg2mZ6NjA$Bn_Jm^u>nB5nd{?_YZC
zo{@GJe(;0jUjBaFNlk`9Mut~)WnBcTKkbfVrQ4o`Xrv#2B1d)ie!0c<f0hnS9B`|$
zxeOP~K(3U+hJ(aNYZXXIaEPWLhfF~oYErG*%<LHpiDAfFtjZQvGiQ{cIJ4LQRwu(*
zBVG+-_r|0{SCpopOT&H-O)=8jP1nJNOa&$3TC7e|ryI~vIOlMR!a{9nH5B3H<V<G#
z)>++@tr7gk>wWea;tj@SVUgrvS%E=BLB~~s_GgIX(fkDh&90QihP&1V0DJnT=DiQ*
zRK|jBaSKbm?E|H|pci9iGcKyW|J3IkhzG|7Cy_)!d{mRdNKoxH)!c)e*C`3qh}LV8
zg$_-jm)Qeo1RL!ypY^uIN?q&;9VnM6|BU1h+|<kkcCyat@C-d9zxvj6boP}$NVTo$
zLsMc&QcPI+Y=C^6gI%TaPY{}7pX5JBQ-Pf5jqoj(?e~Bn^pwLX9W{@8tox&MmD}^d
z%sh8m@`V>6P0oHS7JI<<WM|v%)UR3W8iP?z;DCb<_|a6wSmqL}!_gFDddVxVE+&K8
z5%r5wB{ya|wkM|(i!<Xr&-oqoi!kO*{#e-S8frs^44wHE9-=}KIEgO1aa~<%F&4i2
zVCU^$|F-sTN3S$I?h*oeu6GD{%-Aj*a-p}SIk<fWdOYl4*>_$5TT33vY~Y^M__Ykg
zHqbx;A)0ivxr<i`ExD)${z(iRY~+wg5acCh+&q~hIc1C~BHg6y{fQG>F0BR`zCoY#
zS10;zkbASEiKn7xij+r<vD6kegW?k`w{-OkMtq0W?o9vfoeaK#-9WR~J2%Yk&M6<y
z=vS5pJIrpI(bGqmVw-RO&Ynz#@0RsI^Y|3;Sp%k{*L21jN(1%K?sUc;a)WMSc~w$$
zYRbRfDuE2{{J?udUl^AIe=?CpnL1Tg#TwfZi>XSMIUVBf?IQ8x@Ek^2yyR!jTZJIb
z$CfI31(*$h-+8ZPss3*Fik9cGZWGsvrL7P6!{BjXx3TW#3&*i8w6OxT?pe^-v47{O
z82#GsS(*-GS7J5pYzK=o@<x<PWOgTd{=>D!a}FXCf?)}pB{Mw_+Vc&hv7Ahhk{{Es
z%sgmrt>g#RlysK#3Q?QGWL~=H${$LmPymu`EHw3#2r#}4`6Uy0b?nYUKmuDLTvysh
zOH40DT1Z_g!J?vQ=+hNOFdi$?$GW8Ah<7D-op{7yRuZh3o6+2Cr<M5!<5`2R&q1-0
z!kfQC63L^6o4D+@o-D8b8{EJVv~z^$mZ{tsglVykH|XayMC!^Q&?ba2N9tlB@T$NI
z1qQ2-VD5(oXAAZ^8V8H%y-p9zK~bGlUmxeb!+s&)W5e~}gPE;Susdt1jhG>dO&#H?
ze#F$ngmRij=*%UEkkAsx0PdvKjd|njnExm8_rvv|k_&D79?WVj4J)npG>sJ$;;i;%
zEtjyhH6miwLRWT+h;%M{fIQGr_S>v@gCoFv`eHIYo4bM4-0f&`x`wLZUS2pC_UkbN
zrg09!4E7<E2I37I{e)dz1c<SfM9|ypU<5`WGGN(g^CAgx1MT)7;qBiwOTG_*rU})M
z1^{zzo@2Bjn|$${;*DHj?YSv7h9Wp0rmh#TFXUZ(kM6Jpv%HK&qn*wqs`4$Fe?U>x
zUZY?(#mXasCD_*ut}209HFvf$WLfvMsGhfC>_8&#xWWQ1TXY$F;;NF#<qIo8^dCyh
zXNJ#bWo1wF9}vl3B8o&0Z(i0E%3nZ-q>y&`Lgc<}ka-ylw7?Qu`9obxk^wm<h9XUZ
z11vAT9amt8`F(d_108VKsO}(H?+v4He2^#ri`n)Mm<+TqNvMe@(SEXnB<NC5Wz8t-
z{kKa%k~N0m2%Opb=52^;9gqU^UO)LH%WXdJLr{e>!w6D{^z{<3TC5(Ls9)pk6GGgC
zLdfo(`E)1NvBrHPGx|b^>+E<&h|{pbiqjyHxEzIla^bB+|GKRb&O^84prd|0T<pwg
zchP(!iM=K7QebX@j)i6LWka3nNcNll@Cwo=`OVBY5Dk7PrpugoXT=ef>AKb2Hm4>Z
z-SR-nS-hSD`(6DuSE)3eUMn-t^y|uV?nEG9OQOLh!f(!m%BTQ)K`Zmt#C7hXPbj<r
zVJ7Z7ne^Le(%Ap7mId4Yv6kCn3rf}P+uP`I;sqX;D>>V10!n9V@ngz)VFwH#r=BPX
zV*ekNg|Z^NPTBvFx4{;wC<*RE=H9I*{u?-`<3W)aymv!vR#YWX|D7w`NU4;=#Vge*
zpXkA3w&-v!TJO3xZPoJT+~Q5Sz?c0qh5qt#RGjLwt&Mt@W&Pn;U1t03)f{@<t~*FN
z@h@hJ;o-Jn$Rxs=Z8=I&c$qPyoLth%XdEYA#y1rRU`&T&JpkYuAb0i9w>6A?DK|Xn
zXygz=Yr8`JeKx<}2U<107Z_e+dk9^hJ><9SsTqwL-lu=VKi}hFHf_P=S17MjfZzl^
z*OO7WEUc!0(IKDOny1HKOmvpM+|thSLsqcd(`nxldCc%diGHc{a!JOuYU%EbfcYZ6
zv2ezol-%8BEbd4BVtw_1BUVYHEV%c%Nfqs{QI-Yr#awp6-l1mw5UPCHbPQ52LA+?d
z|1RF4cxXv1ZQ4?4a{B?$ZFZn8aiWg4H%9^__Hd#lzC1uY>7o9^rueYY{t(zcYDPxi
zf6waxxlnwfU_+nje_SY%{m2*7OmP%(Wv>I9j=bnzB`7BPa-kO5o+9O0+EAa?=}MNN
zXSy8*AYL{QnbADasBI`(HgJpMS@>NZ!H%@w?HuXu7Q=y0R<Bg^GMEY0?HnJdYdqVK
zQ6apik*?K<+eIV7BrU5*(Qm^-vyuI*CvVjXh6qA5L9@ZxbtUZ^gcDCM>ydXej9=e&
zUtna01)xomr%5wS2BsScQER|9n5OL=TPmod+Y|j38X@#)d@p^xFlem^SAlp{$7tW>
zN(V7pi`_TO@DHI47Xz83$^erNfUhZjP89p6#N2^cNULMoDo|YvX!C*l5m8C1FwkF#
z!NBJI>$u5<?xHMmd$V3v^Q_RYb+?vh0s=84vfq`GcNrg@`*doy45I7q1tf0o!H(B@
z83w`O9?n1HlD*QRb+X9&MTMMlnL3uZ!v$H2xtz+6wupj3`<4AzLjMSF_~zwy5fiFj
z)8Yn)sN=Ple5**;rsax+Siut>AvW>_VwlCqL!TtqGx?@ftJeff?GYp>2oYrKD7
z9n%A0gcO$uKhY<9m)Y?IQ-Ok9ZH~p56c;E^0}^u{lQ$kAcz6QP?YVK+N0}-%tDi{!
z39oROC&DI3y^PUwYX3Yrz9`>trOutIV(eevv9%_k?u-s}rF(HDK86FG@RVuNDg^&#
z&fU`FnW$qhl2cDej+}*XNV)*!AO-tA){+hT2fVV=qJDJkewKMv-R}&U6V$xEs;W`7
zWenM8KY1nJfx|3~od~?@*VltFz}_V9bPwC+&rqS-@`XBc0(oJFr$<a^{aj*+oxe>~
z6#7R_g9K^ZwU1ZA@>G4K#{D;){wp6e+zu7Hy%53uH&$ERwSCv)PP@@G1UP}>N4>-3
z22@D0xgdPWD5m4wHvyUSrbv^(D>&3KicAt&&F@`6;Ndbs`{q2EqTX6XgdKC;uuafc
zLU>$Jhtn_Jbjs*e+UfY*hdSu{T&I#}e28efHk#%*euZn_Db&ttX8Ky4o4qz_Zsi|I
zMFLy?2pHU4OVr;jwD~dv^93O=nM}1n+BdoR79hC9C%(VhWz>TGFmJ?3rk9QcV)Qv<
z>uAVE&82S^b%6COt=6t*+WM-AhXNc(RyY7g*1InqEJHqG3Pi=PGa5(EO}Q<kH{loh
zw1}i1$fj1zpDn^Tz!3*S#jRus5{;6ft=aEsU`kv`5(=6VK4?(=w2^_F6}h`|5`ErB
z=~1pCeX||S*10#T{oNWV3V(WWe8r=TQSO0sCLCoRsPe%7xEPS&zWo15&hb5qftE#a
zvJXylumEYM0|qAfPP#_M2?SVN$m6}<J00$>OM4CtVXqafi0H!K)T~mS!JD}tfet+3
z1dz0_IlOSdIzu8s=>}DQ0O3BG;Md_{mf@a*5ftpT&FlBp!<@*~%$fov2aZs7*kWgS
z40Hjrj@Yx1V=1PjX{p){JI$_cblB$Q+Qi-XaaNx-?j<^%)QNS8u}G8TW*qDwmqBNL
zu9mRwl}uk^5VF6GJ6CX{H8~PzaR4eHe9iddH7(|Huw}g}#XywTF=(lOQBLX%R<e3I
zLp2VhrCx!NJe>nDFd34Lcsxzgum@((gzsy~(WzBy6ezn#VYszc+xIYDzgI<L;}N-b
zgV$hmvPEOFIyGd%5w&k6dKgsuy}`&o@Zb5Y_$ei?ugh(+`e&md$-C3ph&ttaMe%Dl
z@C|z!)acC%v;zS`<Wu??#(LDl?rlZW8>Rjs$LEC>tw3$P%8yx#*6&%A;U22wQOYzY
z^AuwJkiId{`r$5vVM6C{H_Wj`WW#Edc`F68OkS8;l@NFgcwwxtGZZrYy192QMr@N7
zX>&{kd#~^~xQIP$c-u6yOrXU#Xtm=OX{+$;K0wlvBnxYeA-Xj{N3FWQZj~ucUyH3%
z4-(Oy6;I!U4FRafK}6@)4cqdO7>Ekt4ic-Ix$pr0<r;xk0SV`k^DU8SB3Sju`u`67
zVU?uv9}*De7`W{Ms$(WiDtw=w<UhE8DOjK~3im$|Md{*Q=N9r4+^;$$nCC%09u-%n
zAY$8}_*Pu|VFVu}Ytv_U4KrI;>5C}8|4Y9xT)a77o0}L89DJW`OK1-8$vo%HuSnAd
z$9_XKifx=+6(r`EjmQ8iU<!8J45Vx8Vq;g*H&gGsB&8(hQ{HU;UR>^w)F@oJz8aOU
z&`UXNSEyuEBh9yUVyoJRhmP0nvzF#i@<SE|l*=4*kPw+lS^*F7<_=k4oWjcSxB%{w
z1Sz4O>O!%rT@B;S-wn1ia7xuJ>0#Ec=DW@)^S6;-1n5|HZ2#)8V5;n;ew+$Onok7g
zJ*|QjZh?kw%%;T4%M?wext866LOSd~6owZpgdyX$+2^koONE_@+(MDifzrQ^a*lUw
z{NWjd{7Z)_n4snU(5{Du@#wHedLx`E#6Acx*7mJQL+gfIPfvzmYtn!A7XK&;lQyae
zld>5|{wA6_&Jz%Ls}F~WXM$!ES^wn{!y_q_`&Ndkl$vQ$rl8K&L<CrS`2O9ia{e6y
zIYbA*vQP*_XkaB0!g%D70Az;ob@`a1rK`OY3uOXAx#BM_qF`w-&z$;&f*UR_x0w;i
zt(wJtF_si)b8(jezE&pnUn-JZ^^-wco7#6g4m8vMrR>GCz7fgD_!+#s)Mc1U3nJOM
z?=~SQ3RS&9_I3`2iXLXGp`yS4`5(os(CrWAmFRfZ_T7%(?INprFkLXQAP*D9GF{Hh
z1ciT^@VP0y#P6^;OA+jHWRx-GOa`Sxvm!Gb1r_W7{?jaZGVO2(xci6HPS~ku?P@P7
z@3C2_D5}X=^~u53ZpOxHm+#s4I=lqO#&(Y{23A0Yw$S$O0d+A*HR@Kv5RP-NO36-(
z8QKmZD99gTW=tO&+M)|Pq-MD*_|JcE7$)L54>j$`R@9vCD*Wrp!GCe`7h6@B2aRO8
z-R!fZG9C^4G$+lZ+^s1K=y-7xefb~k)H(wQetY!MS_)unriHmXKm@g(pE;WFaxzJQ
zc=^$Ca(Ea>+jXv$_C|9Wb(z`OKx|tVlBIO%?Ae^=)!7>DXb88aw=p}L91TNqx@Ea6
zQ(IMHSyVG~0_;A@+v?Dm+nr5h*!iy0@Ozjzj~au5GlRhiP2Vmj;F=UwXECl-dx!5`
z)hRD`2SBbG$HQnobVtK_UZnrZ6Nt9}cLNB;R*X-UM>vB-;WRvIJ7vOYu>yb@r&rVQ
zRJk`T5p{mv=xi`?gWT9~vNtV&8QcVFm=-#U6CaX^(gE|S0L4L%+fbL17#TP}$;2US
zpk;WW20AR%f{Rl_&(wUa7q_jN;}IzJY0RbqI*NnC$^<aforLyQ6p`masAgl&<pTM4
z#Tq;uTB8D9CSc&dj|sSi2jADAX45|sQ3A#BD+P%HQoV**@D`8a>@H{#U_XmBX8629
zUpK|s7YUCdaE|T2#ow~Y*H<DpOmfkyf#K=cGx=fQ0b9EM!*Fb=!NaedNgAsT5fN=e
zs3t+<8;r6s=>)9Y0H?_VkH^tEjX0A)ojnSW_?0H|5vW^QnV3wqQRc!mBPSb@IoAX{
zbm=5uKHOH7h=~o08@4D8Ok)1;+}1SY!HYafLP|~9n7?W6(<y5?)P|N}_wU!Fh{#Lq
zG&JdU8Oq;+;6TI}@_~j*`&z97<z$jG+{`Y{sZ7Ve^eAI&P>WJ`#t)TM7dOV`j@7qU
zZTFCtSrcT*rC<p4E7KPUW*dUi7vOnIuqls_jYixr(8JcjT&OyxLU`Aj7Uyuuo&LNS
zp9a%f2S^4niF~|p;IMlY2opOAXHBRMiq9Krp%i8K2RdB8=nCu1hju!0nba<5iB}vJ
z7K7|-4%bDQ;Eqgte`GPg1hYcfbFjx08KSraspF2M+)m8C>jZa7Y^q_6G?(vchVkQ!
z;N>mw>}itL52}oXn1l-r0!RM@nPbcdCb*h`qkpYg!JR<)^u&h9ZqwwGDM4l^_=LUL
zaGe9~<z1#HF4vRVnGGysm_yEZ>*wf7xxa~;yuV;I2$%l*eoenOnR|>K6{X`Z18;qM
zw3s5($Lk{>!f2C*O{k1v`5y2YzK4<g&(yGijXFUevJ7vq!Y1*0y;m8a?#Vpzri1~p
zhV=f3=<*!8<!MmGr5QJFs#|2(WG}PgqcdWRNH}DN6O6ps%?;jcAyp(;STFN-<4+sf
zj&_a?##Ebah?nh5)86(4I{9Tb*7JZ|kS~faEkh{$2yj^P7S>}WY0Gpzvsqp!i-__W
zrD`+FN$J&&i!(I2v$HDaUyVHl)s2r7OoTX6RxcZR>2U#EQKGq}oxbq}oCxn2zEl2H
z=l_U<MWYENM&9s9>E5^cox$)EYb5~ZSDnu?2n~YR|8`B2O&@=?R0Tey+|;5_>v8Yd
z;-&)8Ve$jsFFVlFO9FN;gKDo(NoA8iAl}hllits=tesGu?!`e{iJw=EFsvh^*y<a8
zU!<V+|0+=w?90ytG4x05^Ypuc;ju9z(bvlV?P+7sxwR-Z1u=zRVmjF8!X5j5ES2?}
z`*~bH$^XZ4E(KRxauJ^##sszsB2r1?MBnnNFEfu%^d#d#;D-@w8j6t$?QFUd>{DD}
zii7@~xcnl{Z=H)cIX%;fWYkCpJak!fZrFr(U94zEnQ{y`_|P7Z7W7LvLZA0UQPdc5
zg<tNt{SrhR#33)b{WL|BGqa~L*kfo9RigO|x(VZo?_a~0K>X($0g|{N-VVZmFIW$S
z`}pIFkH?+l8}6-lUE8f4d=Ct81D#m67{Qjp`!I>Oacap#j!G(Lm!AEEKDYwK;&c`M
z4f58obRrJbAd}7f?;DR}Vxq2`X-WOWy5_@bvNrua2}$I#T^<fR`h1hyS>fMC#O8zW
zV@is{5V^-P=p=aaP`y%NK}I0XPI#Lkj%c#C<{Md3*ZXUSdwzqK8Uz=_U&qfoUk`=>
zZw;@v?gmjtp6l;L&Tgw$V=N4IX8NIe<LoZfk<+g3RQQOb^#dx<I(nSlEI)hqfA00~
zyfE0df6Qn{*SBA9@BK;9TG|ri;>B8-b3u`P=9@zf8Swb?Y=pUO9Tqh4H0Q{xmZ69I
z`K9qc{-OvNZdAwu)iJ!(w)+3fK%?Ki_QLLTe~#h5%zVKPMy+nIcLN7O;o*S0k0Gr*
z{Nl+^jqoUYV+?D=-aNyJV^nb1qYQg}5q(GFjs;NWqAh$v6}UVq2zncrP4Osdp#lsT
zCFV%tYH1Yttbu-@LHlVna&<TmKts^YDF?a(o&o};ecT)S=Y4X5{=cce>G&6PJg{GC
zEnWOFy|S%>-(2#R>ptdggm0L?gt`r#pc&)-2Hk`re<8nmI|&9~KlJpmdBtulOkodI
zIM`u3Yy4_-Z7rAu&(e!`GJ*aH_LcLL7X_D!&siFH*2ieIsf$Uri_nhfS3RWrReVA5
zLa4#oJwm>HB?lIUdL39Mn3QT0BCTMi@a*M~xm57?<D)th!B)*>XWFMG0kpdiOl#`D
zem{k=kLs}um(-O5JT|{|THGI%!u%C|&{)|A)c=Y&RDp60`(HhbSH*o(+l)Q=u*i*&
zpHHznejA}gY4KS~nHtd#QJw{RZZ^|Oi!X=uVk+1jC~Y#vRbpB;@00I^vXs7YnYIho
zVRkPC1y84k!q*l(9mosU#4js9<os&u7K`ou`V6|$u!g_;884LBk`$JLh%l`xbimqQ
zmvn1?IPv=L<PS6WKTNj5cSh(59dI$*NX|*c6#Q-L==C0E;Ns`*YY_U<u7aPu*c{^e
zd~GM`Y=bQZ<+AxwB>2=g)-s1^6wE=rTZ!1JTSR%}HXpQc=Nq|DoNyeEoG;S)(k&yC
z`rDS{dFuq<utmYp5zW>^NBr^}L{!NwY>(m#AHe-UvL0VN_Jv%X?TFwrXx-@hrsaq@
zMQ+L(KrX_bhy-`8n;Xf|gE)Lo82`6Uo61A5tA{+({53o7G~@1Qq(|M_BM>FSD<JtP
zLEy5bW1jm*v68Ui8NmzM;{jr|U-jy`U{{q=)lY^!4Wyhin=`h_xM)O)?w6t;Cd5iN
z?^Jl}EOm}MVVx=SCtDm+6<>}pfA`mCfeQ8ECp<P6JArlX-E~Yo@aked&JYtA$5oA8
z936ZVNSFNhz+q*CICtf8(b2^S+{3P~JZswIK#}eM#V8HGc2f#`1^<@&oW(iI_s)`h
zn8zS%K^X<hp0?Wsotgp^wi3vmmYFI&LaQKoc7AtKyL@Ucjn+FIRDT|bLCUfRh%bK3
zs%1;0nP=X=N{VpPEm^MJz2w=iGDW_+EZ9CVT#Dm8g-_T>D^d2LeI3xN@jlSb=*>!t
z(=j{O;I_-?jvAwIKi-4>YPpqX)eQ8;3X?&Iv;Zw<PvQEBJ#w~<lte+Abr!kFxd5h$
z7bV6u6Z`P&j7xvj&!&%NX7Co!#n<%l&YBj%TSK$KmlV=z__mxP&HffPB$jNl-t0c6
zJF#*kRayBGc`dc4wI~?uKT*RxE;bt+w{Gxvy%dN_KPwyks_<Z}di?M{sSQn_IcQ2W
zkS9l$WWUQm@;+&oKjn7;8Y2_6SMRolR-Z3*gd%~_Qmc%0JR2^#O=$JDFpW|02=^Te
z3%%7#p7PEMcL$<%_sI>6Zt7jUpp8S+gHgbEs`jV;I0cCNNK!=?K$3QUkXu?}{*K^R
z`P|+=>q?%zD%vknyhin=Z;g$6vmILWJ`6$d^5aB|KXvvZ7KS2gAGy5W`9Jos%Ai}k
zJ$yV^v0UFZg${P}cC9Y*D|cYQ8~nC@CQ(d`uSyyb7ge)XI3J;jwg>z6Jux^oCMk}h
z09`q%1oqErf*D2mfC+l{4GmR)XU88PepmwH=#F+ONBqi|OXOYhr9s&trS`tY47L~U
zekXKx0q%7IYpJxEg^BynC)rkuYmMi7_Q!3Ff&ex@ahD+O^HtT;+w!9LB)U2%c5#9D
zytogU3l8VWJIHr62z{V5evh#}6@q|`Ab4N(k!M5lFH6N=nP=wmUp;|3oZpb481dV%
zB^e-FJ!e_7y0~I-o`$nTi2ZxYexBs^FAhXciySUsIbf1yb`$Wth2vp7iLuAOK3}Jk
zd}zdZKKx%>>#`odpo%*0=H;vO4Y+v1R<2de@`J1`R=1f|;7EUm&GlylmalO(OA4AQ
z@ZIq(<7Wg8#PNuw<1F-|g*i^TM47(z4)eoUV>*|ad1tBVtMtm@tF^awbD+6suK5Ii
z%<vU%hxtWLowxd3+!xXUE5c5S!puQ^-YISqMrD&X2T*G8QTN4Ct&N!g^%JZx*xrOy
zq+aCqalxw2Njc-m9#g}%Oj2%D%|s(wkKJu)RSliCZH_uMx?hbfB~atAT&>6|3zD<J
zDOhEQ#VcJS76bd7jWd$-VXitto?B8@eW0%@OFr<E<7wmUZljRJ8<OI|)Jge_2}CPk
z9ptB~2;<U41DMxzAg%rWf*Z5D>?obSD>vnN0;C4f36RtM>*lzYlHuv-NpX1pS|@N_
z@Pm3m;A_7T+)Hf3v4`|NDIK^XV><T}6d`BXJ~r;mk_zIHz;kak*+`?9LE~um<e?$4
zrTfx@G0B9|@6Xq_PKNy1KK+b4{Ue~+-s@YDW=9h(NvI54FdY;AjkUA0v&P9?YXA*x
z-Q^J^U*L!w)Yp*|*FohN!vgZj>kBPol4<G*)WeB&s7>g>k<wg-=baQZ^OKL6{>+Le
z|4iuUAK_>l83E?hO#P%4C;f?Y?Fr=AET|V&-H8QvuRL4tTglY>W?4O-(%Au2a;BJX
z^qK80=<<e_;RO#E*^`6NW4R`NYypk-L?5Es!V<sg`yXS&k#To2YOm~V?V36AK&o@I
zAU?#c96+5S3se2Z#}`{Z7#BdlFF22a$DP}+`HU1o#~p4>)}N=u96Pe>Kd#s>alW^R
zTwHl1_1#_}>tB0z)mV33yVM}9JMfnckQg*OC2<u+YcO9J>+ED}U-LS|w@Urj3V_W@
z#9DDk-&%RL5{{kg8DeI0$OvE`9p9aC)ajbraBJ6FInsAx2s~_V7L+^6<h8baw2%KX
z-#gBBJP}=p4HZ1NT)p#cypbpzQ2p50_Om~b3%ldF?6`TVj_F*2Cf=A;vBQqCy<A5P
zaWo`E3`Wd946m{R5@QWu$|n@{oFqLiDC6*xi4GV-%{rssL8Oa!-A}I*{+2QXs3OBe
zUFalJNk21=I{zxkBqYjf-rU@3Or^qWkOs0lS>N?!Hr!cFAWpl~+L3C-Et{EaigLs6
z35;I61@eMp8E=BHIBtfkGi&?FGNLRDTlTL82dFb^bhzYlh1nfa^!Ka$b<_{(Ilz<e
zwW7rx(V;|JW!cq_VCG%etXNp4!MmC^>YwrFYVB~9!{jT>vRYI&5@JnGAWfBX%^HqI
zcB=1g?EW5db!K+htr+pjLwyusDX?2xS~(m~m5)5>dx47qMnnJld24KBN>m5;T-T&+
zoc*X;EJm=*fU+e+WRzBfbqKI=Yibuk$H8laSOv{^`g(gO@YbJ3;f)%LD_$$RS_<iV
z!Xe%`zTLlPc@OkKy}hYl+sYercL&_J*wg!OUuS2mA=#y}dHVy5Gsk2WngPZY8_UwU
zy!iC?dcWuGP&D&$zq)qJ@ci34I*Y^QN%uB9$uYHtvPs`r<~e7&PElSV(8R^NLE1i%
zbqo24jo~w*DnXr~Ued$LP3X!4_b#&mH|&8+Ny}kB^wxz`2`Oo$Xu!Df#W0dLqJ3~?
zhT6iyP8V+BeUdcshp~S?F@y`~5bDr>V_SYrdTnYXFi2vV*mYtoPi*j>iQO{kXE)^U
zujmX+znUrIhqF>{vb)Cn+2FB31!hnZDK%4mXw-h)P$*eUZ**+IG-lh&)bwMi4o9kY
z*hq@bGTLh;=_n#H`+TVgJtHu=T25T|qTRriPWzy>hgM6?{-BytMy3??c5!&&G5>?p
zCfbXUCVD0W8o5JpJ`3Oq{`EzT_`(?{s!~{}AHaWxOzEc;xi(IWV$CU>!^-?6-+|Bw
z*I-A$UkVZ3EyFDF*}_t`rRbX-4nbo+tnxL=gw+3qj`w%Gi8tFT(Xf8Omc4SujwBWg
z)$PiPyF>Uy@c_OvM~mYpBKPjbm<>mdlaYnJjQ%ws<o)`_h|<X-rK3wdlM~Y(A*0CG
zLh3itqIZzpn#B)mo&tud4fl+SOxn1@QE19)6fylFFvJ!@{y4O{XQX^8c<OjkKa!z<
zqFZ({%BD+~s9z3-QjC|Gw=#Gqg{Xlcg-g<Tmv8%r?$)nAiLL~_vF0U25Vke!t)>oF
zMq8t)8upmHNU)&fFTssJgf4>(I<+Ua0-o^_3h*33d1)N>-~76oFYI@2K3%Z*j`q8n
zD9f^3@jCOOD@uUhGEGmdG&N|NOiE9iisQnln>SY`B%JfJz7xqc6z36{CAbV_F7E^X
z&KtVTcvLU~+9$1<_<Go!wcV<PAj}J*0oOh+a^-<d?q<*#MLzF`-?LJh@M-t9@5>sh
zAW!@dgk(fjAiJTgLvKs?GoQWzL32HJDg1qOB&K|WW8EK1Wo@c8#P=7$q>NXA-xRYF
z1-IDgW9x&})TK%HL^H9^VI_k{Ym@S72`{UzJolT$mIbi#@;;MCjEy#EnRVt3V>ji3
zvYWAkynH*2S`_c4ro?5~P%E&NP^HKN4Y?uOa}QEG-AFRw#0>MY2F(E;@igoCk!5+v
z1u@iU!O$ZE?quVfhyzpyX%gDEm@&Utnr=I8Wd$TsJlY%ZCW~bb(tmq=;j{GjJz~|z
zD8vyB!Xtm(FPYw@RN9@y%sqeUf0KN5n4y^gImmy8=9UPw+qBH&d3uJ+{)ThoAL&}G
zykEs2gz<J6i7a5<hof{-l+2Y-uTe^sSuFT=gq|3{t^flH_DjUzl_enT`X?@<f8%Q;
zg{gih_GQSDo!&B!dIfBfu>8WaakPGkkwcrZ@GXG>pD0jbYSqgzkxL(1++pEcl&=<u
zKzg7-1CtT&8nfeec+j|G=lYfmsQJ4+Y18hZN|ON^MGA`WvH$KGWx`e}rjk*C8Dg|p
zgiaHje5EHkvG12VHq4}k8@Ge;MOo@FFW_1k?|m3#*WKl2^au~M|4o<{<6*vwDQ+|-
z-u6T4hCz=GMt-qpD{xF3Cz}Eb_5(93+fjRws%;;J6YO$X)p?nT5-&SdhTE$x4)BDj
z)S9#GF@^OE*4{~2p+6XH&gBir^>}$So;jPg>zqB}_o0(+0i~-qijrI5GL#P3?OzW(
zhw?3;CUKgQuxIoU^~ZzE&<Vxcx{p|@_)WIZuI7lB92v4u0l)ZdzfKeTvV6g0PCG-s
zfu_Gz^{bR^_5QJxVacmR{ZuP?`IXyha85s8ktx|ucqyiuNIW)=#;ioAfdC?{%2gPb
zw0V-T=MIE5x!QKSyvp)1Unk{;))$osbNP4PM9L_Pj$6iW`pJx1jWI@tw>X0vS<_bX
zD|~TzEKH}Dr;lBHO8DabBgBYPaA`#Dp=Z2i^@4mSkW}#2rr8$Q!9GQsWf1wRD@CRd
z)-DTtysj&iheix{1RM6gdeN#|S8Ty`xbQhs`_jN{T)MFaIh_8uvb$tnicExd1$>2L
zhgZ~<f(nXHEobPJ!oOsAec%u1jd92Whp)2Qv_VG!t}AyuLZI(MEvmumhu&k$Y4Ub5
zpwR_8R%|HaI7>yz_~7~<=5~WFr>4W&28rnzbJSWweu1X}VPNqIE}^giL7hQa{^Lc3
zw_SywFUX4b!pHK@4N^?Yj1Tx*GUt`PUQm-@jki?d{x9}nbQdQ2cYIoC^|gZEBiGNP
zy9Mbku?zAMY6hnwd7vs6w5JIA_yi%GB?l#RF@k5E;2>EeQwYWn6px^VahW%U7)GD%
zo4|~5gf9Be@bFsYg@)5Y+UN6$tIM={N&}zhd4!y=7{2PoYzT#a1mrs$-;d!CKr&6!
zU-ZG$Nd;Ol?dKjg>e-LM(})N_7@6V-viPJAlt9y?pyV^&oIus|p~r-VSxE<kTp)uX
z>UAW}>Exv{mZ_-2Z(rK?F7D3D;25{VpZnzq?i(|M%i53#r*i$g_pE!DlGi>-B<yxg
zwc{cjd^{Tcy){cnB^OLlEyOt)i~!Nu1%rE}qhk8)Wr>EWyHJyLcsEs@=W}0>bX)P|
zsdqb{q4E^1%IT6%s?zBRO8c<C-VgM8H2nF=?FhLp14}cZ|8trUfp2gdj(Q@2q8ak8
z{J;R6sCWUMkIM1AOQ>-A76#+V#Zt*T;dxLSy8@%Qa}KG`Z->&w=6Qwby3hCYa|C8|
zeWWT<|2^M)DMP+ZDG?^))-}Rjtx&HbWWNIR0rSwg_x%IJo<!3*O~>c=z@~bM_PMH<
zS4st}r>O37MHj1VLVr(ivQj7;tXsGOBMP<@-&ogb8tu+H;HQ%^_3rn$&t&V0t<;V~
z!Gt<%X-atscg?U}Fwid1R`w`Zvf6UGM6t4O6b~nr*{kUyoB3O|Y$Sa+EqvVb4Bt4Q
zWN~C9N#h@MP~J?1QN-X@Ae^K`s^{8eM@EJqIp-W5$Fiau#!Hk{I>m@;5(76+@5J=o
zf3~l2yIi6S9J}}w@A86F;Oo*^A@hBF?=L^J(VZR!zBH;0d0shj$P;`zb1>wf0W_x0
z=EGS*HbN`7k)IQ8HHJOZ;~aR8_vY&^FWf(D_;jNTS1h?!ulFWhwwubELheJ~o_KnW
zw?mMOUbt8w<*-*mmnMOsvC>r)U4_+t=T0;@F!LHV<rD6q``E9(Du6RxQ4xBR)F<$p
zy*x;Di4h>gee3)-%ud+PnTj?R+1bTS=DVLdt94@6M^1+i9Yf=t_mu+U+S$x?TOG^k
zGP(rBD}Req<h<v$08;lC)sFK@M!z{u&H!_3H8$;e4sCzgQRQ~Xge>?rkK<b5F<b{}
ztk#fRN@>KzLv3~;G8!vmHY3ve{Tf)^h3N}Mhk=J<rN_%l>S>|j&}Rm7d5jfa?pf(H
z1?b$Ab)?<jz^_LXKN-DmeUHPKaXw&14Jv;Sp7L!RLrnDEw@(%#Q%Psu#1pgD98M<$
zKJU(Xq0uz=v0a;G=HXE#FS7L;4Kj+pfBW6(QsP@|ZV5wY*}VLOO0CF)qANRw8wc+t
z6Vzm}i{Hckw$+fR5B=PQ<N4)SktaCssbcEvIooz1C?GPl{#rXV%ZbuvXDt2wiZL*^
z=%Wdl(D`otl59!tH=jB4N%)LTwAUO{RrFr+lu1;(gIP@e+r%X-c8lq4`r&G1Rj@tl
z!?U^xlBCXdod*Meb-{0wazW9Kx$UXD;1^n8jN183dDmE8MkCU$33AL{{BL$qD_LfI
zO_6%-SmZs@0Z<bd>?JmT2c_)AM3VA&tbTD!gm1d4j5;tHSc%1qb(vnGvO<b(*pwm?
z7kHJ2->&XZ+_j1>lM*}swuMYoIK8QiU1jry6o`<*8X`!rSu5y#>tk%VA3bCz;QnPF
z%XU4Y^z&4?l()WAC)_0bG4+|>;Uqv#Z%^m3P%&Bh(UjlR1Ad0N9~BSqH;?)-=a2+l
z<>ZI|@wNpYBr=jDNnV2PP9h^V66|OUSFy(#DP6=n<dzWQ#~R%2O)00yR#@$KqaX`?
z7Pk{@-C~mxNOJ#n*Peyr!|{>WZ|)@G4@vq~6{hVin7=?5JcVrtJ|#xX1{r)?+I!U%
zWMfoU@fU;Hx1>4EG|xqx%3^D!eJqLL?@b~U7D_+Wtu?nA-lS_nTF=}A%WlXjK)>%T
zIjP=#bh0Jfv9DHvBUz4!Ng&B^SSgZn25mL+=`$>5syUfQ(#$SpD?#$3XY8hE{?3`!
zyA*F(K3&PY^zE7lk6zKpjHd8~Ubq-$R_BPNwf<?KmvNpJUF4cZE=9$L>a!)Hn;ld`
z7CYe9LYuHPnugzxuXQ6M1ox+>7kO0WL1Oqs+;?rP_d52-VDrmkk(lmNdQTy0+>h8F
zV%1(dHAbtp<mUiE8Tg~ey;=VofRfO4gEs-`jyZC62<~(hIT;C@T37CukX*;(z1GA!
z6SP%k@L+}p_VR=HrFd2xsx=SAQdi8>ARZcOM2C6}=18}REGniEfxB3D=No&gmq$3O
zP|r?Dkvkn$t~e)u4f>;#?$d|ET895rz*@{TkCR~vcthn2>7X^b*3cWk3+t`WBX|3e
z-OJ}793Oyqv!FT;#3jMPkglh{jE#!IGmCw!yzh{70Al_+&j{gg+fob?V&Ndz=!#6p
zh5D-<LrD9o>xI6H1*NayL(fI|YuQAb%csBJ=miZ|PfK)OPM3X-$kw5p3Qa1FP6D!Q
z!XUQ_`OyEM4+Rt(PhYzVnUYiCd^^qfU~!3c#f~GfQEC9~Q>N_E=y*R;28CFzB%XpH
zLwQs|ix3s$<(}7NsVbuw$siRQhA5JH7j`MmZ;vznUb?|tsuIzM0Vhjw-k~Seh`Myh
z>M6q-dgn-fk>6GuS!5jVP70`J@2B+cp=tz^)*fndHKVzFe1lag!hG(EzL45(ZtKiD
zV}mx1?lc4OD4@<?`^~N`q^DhSBDMVle%Ph&N9(z>F&cBA$CT=xS2(tiT8jr**DYVA
zqPXt=e~(Kw-xYtMrkz{60j5OqH}wH-X+cy?$?m@7A(w89m)(km#ow0&=+;6d&c$uY
zB-j_d3uBDbQ<pDGOSTv9;|XlL?~E{r4!E>rH*1K3%13V}doL+rC=746C=c3Y3KXwx
z{im6}J^d+Y<@XJ|f!Bfi3!cw^FK;ubVC=_Uo`-cz2G?`ru!kKuFumN5j6bUTG6$##
z5O1G)$~Dc**0XH*$>Q`k&zoLpi3;YMC6WP<m9ur@DC&9|i)weO=n~GAN39Ylglt~5
z#<az;YhK4<F>nwWOL&=@tBi)Y!ILfI?gIJ*Cx-h)Zau}^^lz~|x>eX3asH{v;XN8m
zik^hakkcmniK3z)@d7r#>#p;@ym>$3Y+4F(l5bj11bN0TuCbnS(2i_;Rg~h_e#8=@
zR|tJ$?7TeAkYvL;7TDzF#hRD4Cac)o_$j-(xoHOo<R;;w!KKRd@w)Gwwjuhiv+he|
zV`s;C-%Eh&Lzm7>+zY8-PlUme2|b?D{2MwmbHa^CQ6U^eB~r?nl$S0&dqhIP9LmL)
z{2r3Nb4L;f)WpuS$J7mjRVNSc)Z$kSLsda1Oyni{K|6&cbREM}T-Cvsw=n4LQ@pN8
z%mLg%UFVk9d~@6-TK+ax3mUB*#L~Guc>R=mwzlG0oYo&s`0uuKD}RCx%Wc1Tx2@}p
zVU|#lwPj2N>P@I6kPbUF5z}ed!mmv<)h6r0hj8;w0s5*BY1WWT+OUZJ9l;$<*7}&w
z5z9~;%z;77X`)Ql?WmKOM9c|VRmjBV^Nwt<EtWa+j8|-}w9Mn}0IsWTZ79^uIWt5*
zU!IwkCPYm(&3~{vi31StGatfe@VBtfL}nbnmml{R)NPCQ2aF%zR88*k+<CFx1Vo-4
zge=d@%x1u@Y>s-3^vOAqoo|lv(2`lNWB<;T`PvH|sF=cw!sW4~B~QYsaHx?H@Eob(
zJ=jM)L_~TO<|$bGdQsn9L^k+&n#?E)x?3>JXb_^<tMxdMR*mbIWG*0=f%0kb%!By<
zu=mzqZ3SPya7(>di<V+76oM2er7gumTdcUdq`12T3zSlzcyTKPx8N2ul;Z9h+$BMR
zB?Q9d`#krT`@Z-61Kzcs^TSzd)>*UX%*>vdJzG9|V&?HxVF8i&zqg+Mkr|a5z1sD(
z@f!udF5>TgA@NZu>B<7vUi=^_{Jh<@y|yM1&cR`_?w0t0%3EXn#j3Ifz`X-nC_VQ}
zT=m`~jnlHe-gK6zuL<@Y(2pLO<6Z&31C+W&{pPxJq5<abEvD&yJnt&;iNIRdSiF|m
z{7ed<2Q}&IeK!~QD}%cQ@>iquN+EGtfeQS^bwztN?*Tfjv<bR`ev)HFZhF7sNA@O^
zm2DYeV>THR%6!5~<%>3NEhJ1ngmtR#a2Ar^zne)+vi%_5&)4lqP#dwJ9XF5guNwg+
zuuy4NmSXa2I9c}N;O!U1Nj$<F%*2(?)ySH<?+9)DRwvU{CCk5kYdrng>?jaYd{@ib
zX_+XD$x5^vx5ICrx9-IfHP0E?c<(R#ExmU@n&7-j`9itr-DNs&S4Uw<mxZE9>A7;H
zTHi+Uz4W7+yTfbPM-)UYsRIti4hEt;t-QKqRZG}5sWVu)>9kEa2Wz1i<VxC#dB(r*
zufJo-Q3m{6I`|&dQ$GW2+t4z<Jn2^t<A4{RzKZ;O-p2hJ{ITObj)+clJ73J{>r%CM
z^^4#Y`VO8FhK~ty=;gnSx@{B`8MRahr_jTY(2;;|ypoo^Qb{H3-G_FTd}ORN*-RWs
zDcd#cl0SI$9iDNkx_Nn_m2gd}=4kg&=ju{zm=NkipfhVrL`-N;l786KGin|DB<!Ad
z*qOP8^yTL}0DtK>c0N;d(kR$g2*mJ!wB_})=5N0in#%FC3`0pqj{+$+<zz3jM~=iJ
zT7Eex{7%~=2RwNq^rd@z{Wfqr;{3Z2Mf@<NF}R#U>-_?e1@#!;H?2@+M$=YC#iV^h
zbZAij;_v;x#X)$XX8G6~6u@1EMeC@!4b!j!?2*-U$OgmW#vyMAxKtVz_jNkaNdApN
za=VB#e?q&+j~a^4*BXaP<+ks1xI)1Dk>@*7WCt#ua7G{aantYrT~VmHf40eA)CU}0
z*1MAaRc<|={{7`>*R^vuJ)7FgSZuRqi`7J9;&_Q(f<VD+$@>|pgNAX3aNEVRdowd~
zc%si6Du=mXhnJ7!s{z>%?L+HQn;&m{!SCt)3j7QL&-1ROp-F;qYajx-iu|3sJh$%O
zdU$K}r?6sK@CRP)C%10-{knCF<QCN}Cs#p`wS%=AubZje?OQh={vQw8(B6^0`zgWh
zDlCYHN|qSVB(u98|KWB|+_SsxsS_S!M8Tg&)_d6%Vz^{+_ksyNmKNasv!3+H(HPsD
z`a9XbH``ZGDAbLOw|!&M`@N=inw@X0PQ+F}&O<cK4zRYU10xsQZIAh}he7L!HS3fX
z<c(c3Z9FeG*a2g&t7CxGnZ28*ShP2y^i!7=(W$i4Y>4-}uM|8hwRg-}pV(~xu-5RE
z+pECGOl|Enp7wtT*x)-y8JDn0leQ21jUN^A3#vuC?vfh+ebJ&C&Acnwl?LQonVo+n
zHLyuj4oS<QmP-35O4s<@v19W+B7LykQ<-^mv)5R--&8^6!HI6Y_s1?G5;Af&To>>C
zrOm6j+(S2qGGZgqjKM)6-|w%WN4JiA*-c!H{$PV`qFDTxx_mBveK=sw7l`J6qT;z&
z{f?e#fx*z(AeC2Zd>YJ{Lh;<$@h+@Smt*`nlU&ZuB+Xm<*K-AjQW$}7!6$FcaS$@b
ziau@};4PseNG9U(de+DBtA`n-dn>1(!nxTuj_M`=ux@!(xjn=bKop5j$@&J-^S1hO
z#-F3AN@ck{y4gH(h3FT3;5lwrM+33e9;Aw|hCKj!zAL6t+vg$iH@>q-%6)t&z4b%?
z_F}`!f3kk%Bf4cW#)5Z6Qvy~aIwcH<x+yl0Rx2yL@+_V(ank8XICS0O#g0UPqht;n
z<l^d>AnV6ouUSmGs~lLnHb{|vf;py?1+ul;xdl76!P!%Ws@D~2#P2yMGOHX`eV2_t
zs!h{ACT1U$gm|3D%sOpQWK0ni-SIEEJ~_2ko+t=86MO^uXinp(;LUz_R>Q}*mz@h1
z{Th1tfQ8XW3mEZ%vRmFb;x7%k{|;sD(OIwmJiQ8mBTv3V1h1Z1bMg1_Z?vp2x!bc1
zE$Hhz=OK?(WBpgx+n=xGF-%@}%!ZJxqwc6Ge7!7E5+b43xnrliAd++<Yv}uRVEYCg
zmy7smD?PJY?71Sy;K2Hmf1F&<m&cX&6VBEo#1$i-Zdl?8<MPX~C(O&9=^~jB60Nd^
zcn>wP7ZA~FS!H+r0ZBZ$XY=zfG)QJU?i~Ti9OSmNr~1q=#gPNz-R>Y}CF>X9YT>~X
zrUF4lwr1#kWC!fWdK~feT2MjkWpy9$30C*|VFuV5alKX`i;+oyyvU!x<at`nZ{C%v
z8(mWItK7-^gj3O2X2TU^UAo*_+@N*)p@rdWWnl65Z~63?5^ZgOUhm%exHt=KzVS$q
zefj<IvH3?37Hbd%RZ-Q;Vq&T}kj2f-U|ZurCZ1cvr5guGf#Ts_1mqS}_B3L}cXR^q
zgM2rRI`&Ekgz8CJO>;J{2So=ESVyl7FC8P{<|6l%>x)lCD6Rn2XY-x%r-6^wiAVf7
z=ETV_^zSnNS<14y7TtD~7$p=GDu;CmF{kU}KRu+_^LK45kEWw;h-app<ID7H=E8^X
z39d+g3KmK`I#fA?{}fTPKbkkRiUhCOM_S_H6VO#5Z(n)Q&SQx~Q4r4t^5QP=7R$*a
zBy)!BS;0lekb@ZLspur&$v24qNB&SM$GEI<=;HDTfA8P^R=+ii?L<CJf!LwUbZW`)
z=I1%BA*W{fsS>Z7$<GvxmNs1w6yUi4QW5PBF@Bie<4@V1X_0z#8XxbyEXbMi)FPsE
zViTuK<m)N#gLz<!ZO7yJ><&&U>g**D5#+mk$dEdbb=%iV>p@Cl=SN6-@2@+s0Os^f
ze$mFQm!1>XPehT-@^3TBUr}GR<%zgywldI+6)|~Zb9teicv>>(=c>b#Udop(R)u%d
z$LjqSBv|pTU1+w)Pu?40l&um`{UKto2umODi;lxTyuOfZPueoQHS!7QcxRMvFLNf|
zEg53x^XN}^wXz+;E(v$b_b-7T*KBA7Bd<*w!RhY~BZH=}cTUS!8_JcH&xW}&;GGXH
zADroAUuz#V=Ux7HSv;TIQReyCfh?LMT@ww<2bx^2pug(l<`FiL<VesIU|l@sNb9IU
z$cR(iLi1|8gLs4bopk#}Kc@X69OKngZK|y5$8^R_=buUN((zXX+DCh=$ts7hZJ<?=
zM;T0o*E<0h<U~hHug1>EF7Cg?cOSmIGR6KTJZ(nuzFYGmxvAHlNiY#hA+^1NUG%+D
zYf`e58X;_%Aj;<Q2p5V&c^5pexjfS55`Wb_(6p&ZleVSh=PUDTA&~(>L;ryj_^uX7
z0@ov;8#?hXd)UUoqC_j#^f63(!@Fu`9+wdTkxb+Ivm)WF-1WgBwA{r`UljS`SL>if
zhX>~14l7UlcCpjH^jsL-O3)|J(kkQ2pJ(asffKYfSR2;mrS1{-5p7qj&F|&e1YlO=
zqt)SMapEs;6RzKg%Fbln7hP=p3yWpe`^e${yZ#?Zl5QUP+3xuUC6k`ji}=4Z;y<sY
z4rP~wXPIN8C5lc{62g0ZOdQ(6e#8`ideR`JT|VtxJ7?EDK8Z0QV3d+w3lNigj}m{~
z7M^WU4G-+>C&PXyKbL;X4KnEN{tew^l@smk&EyzTHmGy-llJqTBgzGT&R|g#HW?dz
z8ndm+*V)L}78jw~zc+BZIjm-tu{wCbMi3+t#r!Dr{Lw6f+xGS^qgPMudF=%hC%f7v
z)Rc<=)uSE)jEpfRDV8?}+?duq9hQWwJ0BeH^Ig0fs%Xla;AK2gVo{foxtj)d>&WLr
z-v?QdG+9-;+IHzb^IN_pDqPv3+i$MBIQkTaf5a>+<7UpyKK)95ZtUqS;Z2Cx&e^-)
zO$NU)XE2qt`*pXIBeG(m<vh*b-79+t+4q;0`I)w8zpWsqoi*}geneb^an#|hC&K%l
z9dOrP!W9B}$N2QYz}kB?|GWF8E;lhXBElvues@k{KQfMXDZ2>Pi93Ym;jXT;`2LZq
zoe5S#6Ks$Nu8#r_XYOooho8wieu~)0u9&?ad)ZyU7kfpX$yfK!=cLoabK)jXD01a|
z&Gk>z_AaH~x2dI7PfKOyrBPZK)*|_OW%j|8>Cc-_Aye2ZoD@zCLIlr7=kE8=?r-HW
zLY|h;<%#U$#aE^9{#1|{c4ETciO&yq!ZZ22-4F~1_a5Wm*?e`K$3uws8R%#^o$09E
zc6*32aKR_;#1bf{FM6!1w|0ISy}LF}D<EQoQIWllLiB(_9QOzApjj3h+)t#GKsU`4
zcYG9!g@Z%JX(7TU%R|(syW**cnXd<okeFd`Pcdf6c35&Jih*iwb(T5R)7U3V<bvf@
zIfvNWZ`T~aZ`aQdIeb5^Sl#-f5MR%p*2#=)yCI9}-0J^RjNd;pzi9zQnRR{BT21uC
z{^U*Z*t)|X@#bQ60o7YC{c!9a*s<*bgtL(Wqqf775Km*&LJT<^fHMfH_b<N(!Iwfl
z`O1JKy<g20)(scr@GW*0U(BC$&O8GWLq^?BI`2<bTzGsMhe_!rO{^Yr#>`(z#VpDl
z9n6@Xb$|GHv=d4aKpsQTFE3$7h$xOmFD4S{$s9x>3ZKso&K7WSzL<8-w#DXdZ;efD
zj*rqFyn1`{r^$;^h?$eTg}<Ytv~9A$YwNIy`K@s(kqZ-uK`l7dL<aOzp!Iy3@7$IC
zWGxD@y-(h@6I2Ja)lQbbWNi6;@Bn=B<=3^RtlMgo(L?>peYXyqmS^Xs+M=(+c4U`<
zG2=I3Q$V_<QDSGIz5>ohylW!4q5XQ}_|p_J#cux@yXjHl^S!*EI2NY#@*G+%aq>9!
z8?rk=gXyj^d?n+Csj_1KAv$&PFKmJ2o)&EUsfhQA(Z`VS=XXvjIIj3U9fYpp%B<oD
z07ll|{PYV2<Wd_Ur%C$|x05d%WTq#r`)-mI$`J(G!<#8wzE%}ovOJn1UY2S!Jhh)o
z^d!{9wIWO~P2*2{nR9*9kKpcL6lVsF4kKXd51*<ZSlDEqu(0#%8}wmIB)PgH){=xd
zO#E$9W)7_hFmmRYIEQv|@McHMy(xpn$F7V2-Jq|NK+rRz_ZohG#JWkgI?jy}mtH++
z8>g+L)QigmGPWG@YE5qC({^<oTJHp<xxoB*2=Dzc<2leU5P_d?b$RrxwxN7!2QQPQ
z9rO56dFmky%RPK(V*+Blyg+)MU@xI^d7O(OpOe0a`-LW)wRh-WWU?Q!rn>p-9Fa?|
z0hG0;`%6Wn<1#?yOA0g`gjtKG3_eitsTr<HW0-eZz&+w^2FyjsCwXmY>%13t2*Jv3
zkStx4_=0P-n4=1`#-J1Y2#@1GnU0`A+PsTz*MqCA*G4;XY@)rVrjyI(bs9k{Q$)k@
zn)-~$Eq~Sf@l|rHE`9-e$mvg}nQ!J`Sq*C1)5yriYd1gLvNHItvrr0x%W|m@+C~(%
zxne?eKe?z^i*#s+2`cV|Nv|!w@H$*SIDD1>*XmT(-0f`q)671;Qcdsec1L_>EZMl}
zaDi%#0V`k!(iooTcM&l%0wFl2*CsnXFZ>!g1WmD!!%8WJHG1^-mF1Q2qsE`1&y*9Z
zk1RxV9lQ0PO*E!D3O0ea0RHOTxiS-~PD-fgw4C?AlpNHyN$EaakP@ZFN8<hSsBXu;
zQwxONkLZdYh4U6sd=JAP4c)qvdi!!NBvE_9QvjsFGT-R(#UJ~b4Hu~&u;=2_Vx)Jl
za(+2EPVNUl0Qc$$L7rpInEXGHeA)s!YiF<LVZGii4XP*oN926{{ULEXHS>0TgRbwq
zk6HZdH|#57A9}bQ44R2So4?<B@+<i6)7wv;tljz*dbh#?F74w{yAtZ<Cs{tHIUpV6
z?#nRp)AEUocdd1D)W5o__6F4r6ZIPe8B;HXSBS+YJ6_oRZqs#3)MyJ5<=0%aMf1QF
zKj}m#tWobl<LvMvp>u1~RVhP^j;@*qi6&P_qxL}loDAVVmieIzW0r>UZ6W#E3%AMO
zO?=5i=SIGi-sZ>Pe>3+EHJf`JX^9UeE}od2t4uw~$MrA0l*Gng8m`|-OEGSM0ggKv
z5~D5_I#CDlxcj?rCh(@y@1h&5sn2|Tsmmd-pHG^!9vP=<J$m_1YgS6SH1=KTY7iTf
zf@?j)59^Y)mEb2$?WD%3?W8aNwJ%6Xhah3W;i`w*0nbaP`VytbdriDslI{50L5>w1
zehoS;-(5m&Sc1M4$6y<(V2m&heUaH8Z8Q(ot;i3FxjD9FkC51InO2eq(Ot^^7jz%)
zSA6!oz$VGq7$W{S)~Pr@W$OP|iH{|oAa%QdEaZ+9P!CH%v(E~Lcl(O&urYjX@35Mz
zm3rN?^oa%bzV<Yud`FDS%i@@H6UE=c!WEbXiPreHQTeO8>HbSmPEZN2aYLd9oXGu`
zw~)U&?}FJt(k_M8VgAqeqR5%Q-tyM?wifC;bXF&yuCO&K$C0V87nK$rsUinxHa3xx
zrMweonnhtCe|6eDjQI41%Y_l-o^p2!xVNeN^QVNzUI+KCH|5^Iqp^K7)w{#H$^5&>
zathBVk&yCMzkT0<H1;Hx5$osd<#9plcW;Y$cNXdNS1<e2{IN}T56HQILYUcGu8IFo
zrNqz7rX-IKw{JN#iQT9qsBW2=yINa1fcQaR7h@+Ua~EC{Yq$TKasstL{{5A%;WCak
zMpaW+NX&55aMDoh%|J6}R|C=0=iW3AsMs4hgPGhGo@d@SR?e5X|63hbE>`fcJS;WK
z>WSXnyQi6wHM6?rI=9I`XKsv~HXnVbysYMaJI}S>z)iLa6{9UUJ2#SChZYa?U8nF>
zwU#%%Wie_#U!{d69RUPb-%g_D@9c=@{XkBhf}58U`20rY9ehysmLO+*ztPzbZQt%W
zZqQ*^ns$cUrH^CZ7<m5ThjufjlMm7x#{|Bt6coL1j`l0L@N-{A`lGOGQR3GjMs8O}
zYrDAJw<3G|-O$72ZZV^UEDL5l7LZZD5(;1{Fv`q0sdU`0k(DcoX4X^V_Nw$*tUdd}
zlhQ50*z+lvi;-(B*uh8`XxhEt=E=@Ox&1;zkkEOwZ1TbW#~8QK*?9LjrrO$2gzs?_
z%$`oE_YJqcTA9+K1#HDRZ@g~&LtxFIWa-e=NP5`MTSO0EeE*-<|BS)^@WKBqga3bQ
z1z4^piQ_$UBn8L;?b%DE{*8@eV<SH1O&spc@NkHipL=1(S<$X1v~nF?W1s~)s|IF}
zRmUt?OyVLpCpXNF6NKX;(c&a0gyUlmVV<O<n>sDN$y;0PqT)A1YF9Lqrn|;<^ph9|
z8d3J31}dxcC{*R(7SuW!WDDrei2v-{83HiZ)FHnc%>H|Ta4|BMZ+y3=>YDvULWb~d
zZq?SupWRusoZXvMSdU>rkHM|qYUSd?YUX&6#--wzO5b`Az0rXF<xg5;k`KTBZ3}|X
zV~m5x#D9<@thI)^&QlzO!PSmN|J+%auh0NJ4_n-oJYEz`IQNYz>z|2;C)c!lUPrZ)
z`);G%ZfvRTpCguD9~{%`5u0J1Qswb}A;tOWxnW-GuEU@h??S!%D<+va-WrgtcIKPo
z+Q^!cS_T!=h!XWXF?gmk<%j=X^%74X?!`7MI2Q?*KxzAIlkJ3=rv{bw^5_y4aOn!l
zA>(B_@ucACS%FqH=l+-gMy>cp6z#Y(K6z6rp-_u`uuKtoFLwj=w>E|hZEAU%^QJg;
zCT4-rj8?VQE*Y9QxTUYFU#2A<X0xW)mF<Rr<?n*v8hh_2l2&8$=X071Qpm;wc;J?E
zoAr6pa=`&5`Se<MDyi+>_tqXKq(kA3TN|=PA@jeZw<LBb=oC$Rj~nUgV0?zFCS_$3
z?`=fX94FtfrWFn@*&<7PtD74g>^?LNi|Ps`VOI7xF_*seJ_xm>;e(;@csn2@*W;8G
zf5P;2w={jx#+}lsm~n0}%i2cp`Y?21l8Xm9XIO=EYq}^kwO=%X%`en>KobitAkaZ1
zWWJ~1zZlH|=KxLLau*(mro}mdTW+{!A4t<fKo^X!eHUS<Uu$pcYnwY_{qIrfj!f*1
z^EkDCtw~HbYwtj->Zq3nO|%zl^)@KfEMkshtVo}48iq~TdYTmA_x7U!bs1tA3I**p
zcdZc+x0~)Sp`K-Fn9mLt`+R)HXs1_K)`Q4F?<&jJeAql<R4!JC_<tQ;f0OTW0nFPl
zb<S+g?e#8lWxS6y80NBCh6>+UZ>k49s#VOSO`J@m;-{_Q=4cn_QYzOz0J-6$JUyMC
z{y@Fz>Y$!GPP71MLbzS0;NQI?0XwzX;8Qu}Gu~VTQR+{0uA3|9u7-4G<ae#EbhC{+
zoMjurlOJk*)5NZQmsoa%G9-cTYZEAa7=sjg0)0qObS^P!JN8mx9!omzxfDEXsHHk#
z4J~eu%Zke#H+fFl_4j=PIcB8ntfhC^7nJWgK)x8B3-hBRbDweRT_8<5W{u;WeZP9I
zJ9&Urw0cif5s~ZdWb_O&m00Dj$_Zm$^`YP;+ThTZPi*p4TYas2JsViR0jQT2lh;a!
zUfqMz{CTZPF4M{Ns7nv7m{uY?z%Ib9f-+|P-OLO%zn6cq+uUY@eLlyz1CNopM8>aI
zX@P%qJF|H0gD(VZKD<UQ>Z-|`dj+lH3B_3tjAq_wu7^spRk}2-w%g=*|4D*qR!n#f
zoVWPX_+|Ahj67*VK_gJP7L)jRS&dA@61s{gZ>U~OTSB)SAm@k?Zsz@=|F!=<eZYdM
zeWHYWiI)DEZKrJbFsD)pnk9X#Or)<WlA~7G@R6IAgm>=ObP5PtcoR18Yr;YdON{1d
z<=E`=gfZi%Ljl#l06R_D3Ux|5pYj#1K<x@Q^rMgdLth{u_PXyYwJCFs3A$o;s^(;)
zG4xAxYHSNq#@nQ?tjpq!YiWz)Sh`Oy@8J0{h~7Gb1%4l=5fegeW9zD}_06!3;#kOh
zqR4bi=0k6TlZIGxJwq$=rZ@`hn=W%+H`V}eF_LP#FpN3r#ZQ5*|AjQ$OEg+ZqzhSQ
zV?4HaBAeF#wK>bYDcop9SGlHvVb;f8O?AU5!}f$U80h3l!&6XEtS~FQg=V9L7gl+A
z@WA}-nTN+jRHX5aysN&tIt*s(YAfgBp;Sm|D<>TuX98w;t<;Q{yos$mU(`p(rBm99
z*joFe)sZ>6l(PWK>m8^8bjD~-XywAJ+g^gH?SQf`_be0%&V#I;8Q$BacrOHT!B4G3
z_r>vfCx(&l+2*vv3)>GggsYfecg55#QK}@r<A*|<F9r0$yfQXyTAPMrw^z6)y}+ey
z$CEgyFijCR@i=R-o3^vbg1DMc{_tc{avI*#AGE2yG-K6WAk$R8!eei*q~x;~d(vy~
z9w+rYJsB7y;nnWpvfA;oE{<QE5*^-t@g!GyMrrqR*Bc{Qvn-eE)y1slKt9~$-hS2I
z!DY+vkq_aV|B%!?#zi~_B2&NbCk;>Dt!Wnj!z0L8wkME*2oM)AKDRbU&3+Ot;?H@g
zeuTn@Jz?i(d7~8|djaWU*Phy`Ts><%#I~O4jl;c#TNrIQqq))99qZ%!^rU?@@)-BH
zeHab>_1Bw(&Zf^)?w-BwTWqR-n-^QtOO4-8T9=e#bP=e&bSr~L=UMvD>%jxqR-slt
zSz%<cFXH#=PdTaUwOP%n)04=5xI5|aKB}Bv1jHm7UreK2f<b;J2$?TGH^wyVmoi$l
zI)$UEqnFL+@=y4gNtSA%Y?q$m2`we`O@>K!Ppa5*WrMq-%&%CGD(`!3eGkU|LA`0!
z4sM$tq&{nKnCY=#O_~ak=7l34Ze(VhO9;D-zvV;27Lz{4ryjR{jJN0>u_DCvAN>&K
z)&Kfp=_K6|VErzXWd6V);$?jqO~avpA@zA<MdDi1rTtIY**{6fy7qP{9rnao-sNIg
zdVJ=(L4DmqPp+f2^C<k6cT{(eNGm(pM$`izt>(-P?t`BoMv*6pNt3KOm>PxGj1{_L
zif3kjd!T8tB+#){D4t3YRN3Kj>R|@@m24&9$M@yT9Qn3Fzrz?_+LIyAPT}>)^<yEg
zRg3WEXb;GTN*<IYx$%i@L!ZphLI072S00D>S1PL&a&)D?QQa>c-tyrnepPSI{!G7!
zyz(Bfw$WwR{-10mXcBAC$xk~P%u#~fn+NTOsxIbN0eO>aU{P4f{;yb4-CAXBap{=s
zjQo^ouje}C#zN+COE%fsKvwY>!>Fa)y4dxZFavX{-VbV5&$xBq2aUP@Vy|tJHRb#T
z2Bu`@&z#TgRXo6KCzZgmbt%XbreAJ#?Q?3ORhDM42G@}vo0Vt<TPLh#m-_Ev_DwAg
zzK~Lg6mC2d8fg;8`OdH>D9wJ!$itRq+?$a3h%sd1mD>5#{{pEQWUcg>i59Bz`x7#l
zb4fRIL;lrzLg-28AEF1$z9&_G2)lu>{;gpdIbQvQByRT5VXJA4DQEjMMu~tFc!Y75
zgs$0>yB2y&E@Lfu6jE(qzu~P3QaDFL{^52CwGY{)A1g9awkjw@zE1m6lor7kUU?YE
z`uT7rjmf#6$CX${^P?E!Ja##-Ur==GDB7#HI^&WY<T)_~wnJRc(+*4>`0f+zecthd
z`Rt#2U3Yrcw+viERzz6!1K=Q!*((|5m&o29sLovFjFaWSXu^;_nStPWOS#u_+nwFX
zQGZ~;<W%RRfTdl~&dyf9t=z1VX!8fbxw@xH8hWsLTQzM*eSMLWim~yDiLomD_VmI_
zvxE6QLQ#QN<6NApvI?2#drjwQ2PBYlkTJGNJ}D85IIAt!#Ai<d5c_bkc@Nix#o+Tr
zpERUW25w+Y(9dIEehlD(KbS^%fZ~9&JNAzzcD0r>(%qKK@$2&Bc+|KDL00eMtEJD$
zj?6d}vC<XcONS(ZW(>xw{bz2Reh8c^Z9^S1w*X0*>vi+orJ+vhpO!8#!DsYiel%~n
zMACCX2A%QuVwv*Gy`HHnzw8Y4a?mh(?5N#!+S@;#<s0R4WSR46sA8S5w`Rq+-mkgf
z9%;+isv|k%DXZS6jgg75zJN(Jcjpi?QH4cYU+mmb1LYa=mC@mkaM}dnmupP~O>XR4
z3ecwftE(<m9JWQCTX2yb66+`41_4z;FnIrJkDPfmxU0#~S?}B&L^100iq~u86i}e-
zfXB924ljD9`AP$jKXS{_q8D8y${s+xE)pQP=s7HA2MF}LkDgw%56K_O5UbEb$K_Gh
zDUU(4i`-1Q&w7W*AXU(nip>W2)&><Uwub_B6{(!`G=&#QA`)*Waw4cWbpCm>YdVj0
z690_P%KlZqfp%h6GmhhU!A)<VyE}#N;+f_(KV5pA@r9$!I?sUeK*J%gaEoo@r?|Ld
z2=~1&t&$Rxv))_nEc_j^G1+JiEqn2?1T$2iyfFRd0lHVEA1Zdo)zWy@4s`!Wz&F(F
zh4U+}SdTIK=NpQ=Y_wFRb9<o_(~Sefs7ukw=q)cM5?aDY;EVgzKSa+vmu8R(@uOX5
z9V=`*bPaK;7Hqrm23@O(=B<96Ye^hSn?L>}KfpOZz=u`5Muxcs=H_)6>6mpd@I3jz
zT}cisu!WG_Tp4yVE|wh0sX~FQEv~J4TCk(VJKc+acxeSoZqRHQwE9^crwKQS5z6y4
zn>pJ@a*?47h94qOee23>NX$3ESFPiht%o9rvh29?osF+7A@MKdP;lB;809F;=JV5;
z<FVfZ^6GVBvpY6Mz~R7^f8yRxI+nl8jL>*V*uSP@43-W$(4@CCgYjdAH<7Q9p$k7z
zP$=hxwfNeu7#Hpzkq=DEOo=;>r^O5FmGG7PnY(vW^ZHeWJg+BVWpR43I(3KKbWVQ_
zov-4oAFL&~%?Z96Q-1!tB}G0|lnK6Nk#VLxacG!hJ<#bF@pdQh*h9<=Uvb{ipC0+P
zY+*L(&vSgb1!498>m8~joW~%^7tRD`kLV{JuVgqe<Pw*^FT1`KAQnDK#^NJ2*TFW+
zAy=?^$A!oOtXp7y_2Uy#1}+izw0wM3*_+Xbyp1tQ*x|g^B>I`Rp7)mzq+Zm_MP}Sn
zdTe!$zDmTnV6^M+maatRj~HW!2ot#f-_>b=QkQ2faTKF`^m!%fFNXFN)45cc_%Q@G
zvraNzUetQJGR>&z;#Kj7VGI8wK?e}}Cv27p^KtOHq`U2uDs?{3oScJ=y1RfJ))()q
z9>Adf?^D_O2f<!?J{ObM*S<>OXTLwH?s$7OJWC8r;q%9@fsTK}m@pNA#9QUD@V&qw
zxea3Y?&Pbvha34qQ1auWIQC)*Gjp20v#n>EJ2K*g^({uDkDlwFe9u*>6^DB~Fk5im
z@<ocEGG$RCbf^E8v(uf2=uhSj_C?>$O*;kd=s5GG%`|iezZVpQpTY0##f@EWv2EY_
z;k}G#U8+lWF)46DhHh;IUAaZg+h&t#C>8!Y?d?D}tplac<&JW>%H^W_Tpd=@>nv^0
zMVJ<M3kpI&;G<R&f4UsQAI+cKAS~wseTB_78k;`$cU|09tbJN@A~Nd63HjTA%g9oA
zkJc2*F?|7E{Q>M`FEcpYuY8vY&I2iO^RRIkBv`EVS^C&|Y1D4|TWiQapLLmc{DuSy
zRa93WXOU~-*Q+fL#41hwtB*>yAY<!|1u-k6mY=KAdm745dP9Zi9zl5^EH_cU_Mfd~
z>nQPQk=!nj@M&2fHl?IS3mw;gFgxpYAg*;oNB%rR<xG%%*n1I>2TCqsO8HsafV&e{
zK~r*vNP_xTIrdNm$?UV1!7QA5(Qyy^y2g4rE=@?bb@<~AqTf?ni?P}f45ClXKFF-<
ziS?!+@ly-(&vSxJVJUKy69By;N$;19AJAkt;Ql8bTg{Aw9a~JA{J579c;=Eg9A{wj
z^faYL9|ifmsi7xbWjD4z>aHied0@Kp*xz(dpsL-$)ad}(l!)TY->)8w(TEQ7BwA9-
zFR?ZJ#z$La_<Qq}SNg>bAf9DA)?t`vSLBbR-d7ZRY)7S5FQ)jheHtdt(ui5oE<!hz
z^Y1ZxbnSvl!M$}$f}PyDA6A7&US@^_2THCvgx%aF<34HcJ!XtulR5S7ennp^v84V^
zb<1$WzG=3AKFmlCJzgH|)cU|mFv&a#HtyvI9GYLYG>{DXziFKR=JBY=qRyWvg4AW#
zAw4g=B{p_KeY9r~+?>pgMPUk4<o0z?>mzQzu1San?MYb7K{$4p_C!%l=n}L6R<5(-
zo}PUmOS^6pYPX$#1xXfKb+nWGKu5Iiy0`#SizkOv*RS<n{BZ_5=8nrA+ksr=L8tGl
z7FS)M=Vw}zX?n*6EsxCq1|(lB=v-mHCkbFTv*{l!Z6@oJ{K(}cI?s7N$=Cli`gMk*
zLU@|{5v|X}S1g7$L)FGm+I)PbBG5W-=;v+^yl`@^%LGMCozMe~w%&yMMij%7zYv$M
z>!UG)|5}*%E1hR|6a=}U2be1#9p7kw{?liwB{ea{V^3YkFVBKwLrGov)ua(mU0C0^
zu&wKF^zXqT*PEa7EZ8>@OGRJPtC9aKHD;OKv$$&rx4XwwBBgEw@vwIRs8+IJn-q^;
zGl|yw;jJib(H5Dt<-A4`L+Gmz1O2xtxvfkuv`L!E{XO7LQ&BuEe9k)Ww+ezMF+Ir0
zgcyIWd9r@#GsA2LGc`notGs>hkb<?llHcBdd0u62VN%gM+3C-``Wr4fi%t_+!q1As
zg@yRkS6I2T@TWqi{znQ(7eanYH10pDsC#JvO-Y-p@l{Kju!;N_9yYP%5cY>;ba>a#
zRkbq$)vr^0J76pS$i1nRnA>`y?{-wnM~}!p8+`qf3z&HK!K#cy2d30!Osev6d4h;)
z>_<`dC1A;q`Z+$xYnQK@YiS`9haXcDn!c}ME4Tn>KR=2x*$AyB@ns-9G!ZU39y<M@
zW+l(rS`U9`JcwZJB1>%e$bV3}ZHmN{$-RJoxLYY~rwtKN)%OsXHTdYJaIdSdBO|7_
zKUtdtU;TM8Uy8N`zT*CLCQHDXs{c`<BE1J#6QMS|tFr$Ov3XKu$JbBJx1@rYx*`i3
zt762ZWnZ^1%``^5=CJj;DCbMkWGJ3Y5UGnmC)={x+evhz9_b2s=la?fTm|qz)pt~Z
zGSixNSq<_Dg8iHJby^&b`ClKehI?eLJE+SVGf4Nh1^*#$g0a~pMssE)yROIp34uuo
z1Z<UUPR^*hgixmBfzL$k?#{(c7A;UBw_e}0)I}4Te1u1m*d<xKdD+x4mw#}6-_dSC
ziY7@Jsy%wD-Ruu*t~o0OXahYi$QQj&Qe&sI?fXRxyYnYo{TB7fm*|-BLC0H(8))it
zz5FJ&h+?<Pf*ifEilpNX`qqYOY#u%IBmm6pIa=L%nxcHQ?!SOrA7%E(3Nm|Qv_Z$)
zfJLXnqjJb#VDxom&M>}5Wbum7p2Td#;33)qZ{5a$(H;m3<;!({e1jw8P#uchY$DG{
z0D4UYF3sakbNH?%WI&kI=tb9!oG8Q7e|)W*!)4y5l&!~<;@A7iuLryr00qJz+gAAu
z?E~-Wp&{}8byY30bQN1yOcPmbWwq;R)SRwQKsumYUGy3~l@jXZxM8?^iAzuSFFWn+
z7O&v}b+ibS-^@wegUu;FS;NajP^`mIv+@K0?P~dD49Dm1Wx18%li>|Dgd%|sK9U#f
zb)^sNpbX-OGmmM2hzL2h1#tw$GJ>>6TlQ+pYawqpxE4IDEG=#JnQ)5FPya&31jhij
zGE+Bd3|q(n<!O>(Y3+0n`XJS+HakkJJJ?H&kx;0>oIo3~pB^9Qi~@4&sbW6lO<NPT
zTFA<qmNOi}mx=}|-Rj*7NF3F=3k;#n2KEiW(CC6=dpdFTll1@E^Pm?8E{SYAH113K
zOx_&0xzx*w_R#bLJc3@^%)hp}=G8dn4*BS3Jd7N}O>TQOI{Z$k)wHqtc>cj%vHFd~
zbhyUE?obTh98g!k=?FDDo$=B63>Cu%R96Zw*mQ7%D)p3$d#1^??%7)z-uGA&979X`
zEt&0S9n00lH3+#coue6aVuC&L_iK@%5t<WGF>RCZ-oWym_lWyb_6D;a*=8asanaP^
zD25ndy`%lsUtLY0v&rrvtBl+jpv_#?MKu*MxCTtQ)`Rcu+u}liorbpOUf@qj(NB+!
zH}Y>L394MsZjIja<~ThG#TlZAk(Q_}M6WxY$A@<=pqxQ|+=;tOQL%4)mASx`f`Isj
zr9qOD2IVy#kmR&fwHrvee6D=oQdYk7o`SoUy+YMIPRl)Un01sM5>*D9VbRvxw|z)~
zC(D(8%RW8b%OJ?3O@XvdKsciwW3g}iN4pEX!)0OiK3S%TO1*5zP;`JgSB!s`1yo}%
z*1SBZ<SaG)<aI*Es_v(&pOnS%Kzml%auvn(Q`0$h%rmYOjM(6H>cLZw=TIebI$0w^
zL~l1HBbFDIAGw<x!WwsilTChj7+jea_zGW5=5j}+7@C`+*z|?VGa>4-R(plyZE|iM
zv<hEVxUVD7(@BCT?Zqj`+l`Gckou^^@Z@FlrjpV*^q?cy<3%+W3uj7u5?zDLCfL`Q
zuDl)&<0<9+W2|tYk@jqGYqqL>iY)<aR~Ofu^tW|ss9%a%9(O>@G#MycGqDa$x%KG)
zg`14z55YW=Z*2uAaB=qRzx`*!Wl}Kj8*D{=Nz0)1{{rhMQJUP*as4|I?xhjsJ%Ti^
z_RYf?jG7hmnp#LpL;m*3*Tp)&=V?Th{TsAJDdz1Y#yYZ=eTS2Wx31b-E!?+Q`Xcmg
z%usFhOrtKS>QYa==1<+JDqTGxM*U4R*zjn2+zGIJ6cxv%;Fe9%#Jj)pVBJ*4=hkRj
zg8B4=xieK0N6UDA$MH*_X42CBzl)ixuC=W7r3`a{(oWu{{bwVkm46r>%oWzJHg<o#
z4I2M%CX}f)(urKE(1QWM1F~a%88q^B1_KoLVRHQ~g~J-`b;qKLt!vf>3nA`)`u7e5
zXI~lxk5?u9l;&Yj8y0aw3rwVhg~ffVr7A^EpHxYCrO|B63efFDQqO`p*~+CO@XW=1
zs`$5+m;mM7_Jps9o=g{+8ao;-?v;KMMtQhr8etyU(@27fWX3Ny%tl}Lmf(XqOf@_Y
zmq&M;SiLa?KwK(}39?rW(kyDWK|h7+`%cnx^XZQt#qg#v8y{_VvKq{&(4J;MuV$JY
zan#2EFX(^*v#-oEhj@a*#kyBC;=O0eNw4A<VAy-Dt3PV@7)<&;8Sxy1O+*yqHFS9&
zY84aaQ2niD?fUr3JACT9Kq!knrTk_292Lg^YI%zGu`dKVfSy^No?`O+#OZ_cP#wFZ
z45P4a`pB$+U!T$wYB-RLZ9*VaAa8}1#5mxos5vl%a{<hl>LXWqW|()a;bTPYqmVS=
zoVOpn?$@aza|XFU0i|($BD&S;0CPQrB6^}%(Pt@Vn3M2lc+{N|iPqm61K7MwJg-^r
z3~3ICMJ!-3Cxosy!_k!PjcFb-Adi&;>DGa#JV&+1`<|Eu7lAWzl<0BF4QkavN_xvy
zMr~~=*igaIhC%hk0&l*XKm7e;bw3$liLs%fP)d>O7mz9e@EU4J%)hqI<IFI2@5n}S
z`21r%;foKt8Fsw@a8T!4;1qM+=h-!^#tii%rzb+gcMtHkK83ZGz;_dy-LqIFLaJn4
zToPebV9N-mG_YS7ZfoliJdKoHz+Ha4t$SlA!@m0F`#9hF^{7v(MO^4DqByQ^d}}so
zv2|=+hTo1T*P^~T^^>D5Q5H_<NLU{3fNnZAq}sr%pg->tKfK_UF>4cp-h>wm=3eeh
zzI-nlWkKolGU=69(<s}yPs*%LM$#b0OT|0oX2ht|WaTaIG%QyZS`+A{B7K$TG5gI1
zvIPruv8WXN+=xfskg7io{nM1x!krI@8T}*<17c*+RTSqsJ|nfG?4}u~#)sO9Ca+zz
zVmTU`UMg3K_s0&&Tr%?#GOqbOo*A=jpk@;o<uItbf~3Vc-JT|X2iigXE{}2-Nb~$L
zh2uxr=|4IT(1m*({~zultki|Cs_I`n=2lLMd2#V|BR4&<{KN_O)+qU;*^-uh;zNMZ
z$l2A>Ve;i-D2e=e-nd+E#kZmp{d>gqIZo~}d7?a2;_FW{q^DeUBBAD!Kr2*3Ta0!D
z0F#j^$*`fKHV|*%j7ScEhv^~d{r1$J`dARs+__aysyr)cRh3KR34ZWQbo$69&Fcie
z)^E4rWYhK(E|Z2&8u*29u~}k`uQ26bt+RAi_9gUztlFj9RfbR<#Hdo)?_VZ7l=l>_
zU2j4>pSuX9)`2!(UXQo?tV`$l7+9yjD_u9YxU}JG-+fv5qH^JBNF8NF#4Ka-m4J&c
zrxq6^SLdiMN~`hTnT$cDm`N`4KT>=G`0a|YRDZ<_>y`0)k813bLq5zq{z-m8rg5PU
z$hT({Cmv{>9j^EOwHq-pdiGtdPQ20hTwnN2fE^d_j+@HQ?v!$xmwiemqTgBr{oY@Z
zx#80UxLyY#_aCoDj<}6|7c{34B`8hv#$@+L_b={g8e7TLk+ayhhTwHP7R{BTh~qMJ
zlfNSG3iE`x&l*bY=?dWm$oJ{@2J?LZ;Iux!L4yC~<AP|b)%QgPm4FVHDs%t*UUxNS
z(kPhCCF`0VCNqhi4mb1}FaJCMqM5BUS6yzBj|~Z@J6|lMq?X!!e*OjM+>+g2?9%7(
zT3Aja8CAMsJ2W8R8(FefZ$W>qsjan|bJMTNkc2PjZW`#+X(L{5MNjBwPxLo=PmcoX
zo^a2c?9&kjRd$s$g!ICzvJ~<Uy|2xt@~?!Wci5^k&O#f<{w)2Pu#j!JvLE{_wHp_-
zM?8Cb@CV|vQDRS;k%zcBD!i+&EoiJUY>3l+NTDg|^`MPcvi1cz)BQ>Huiz!@h@$(+
z=-wXJ{5#D3^`@n(eel4%`}9BqycIovak8hV92u22Ho$1Ai+VzHk*_U|R@}&ucWmS)
z$sx@%I<IgY1C%3Qn?Nr+pLlkS=lY7Fhlc(bdbHC{rXER-cdLybkRRmSb}W{TnRA!|
zEZ&{*df{>bq_eiRKE0i{S!ZTng?<J3%s0NzX68KQLa^-&tyRpe19<FSnAIwJ`CHQN
zF^)qRl#5NleW<U%o9tU;2P#KvHJ4;zS7KBtz(!@wVGADMboF;{vMr@r_dryxmfxq~
z{un(k+~ySN*yok>K2gbh$K8gNQSCp;!^%S$70~3Fcc4SO;JinAnOqyQEd=8V8q&)9
z)_vA|NA6&-I}9l5^RMNc1NOA>DxP!yaZ5{mmY}rJUYzSSc<oQNVgi$H%`g2<eIYhx
z{QXhp+;e{3O9Qr;*nkV)4|bY^?U$WPM{f!<zBFbIe{ER?^W9j0oUqJhR%XI6#%*e%
zLg&I78~rZddX?G?GTc-v$8aV=NZ_1g*t;`Xys%#aM@vV!=Y48LwP}?VrBIL#t#6i$
zZOgYMIZl@_VnQky4zZ%>?K`+z<w^{Gr+PFzTMu~I8^Hf{j5^evqP$0AWJD-Pw|8va
zfHjK-RoP;&2yEb_m9*J`HWI_b-4s%A3dR{gG*OFg8F)fZ=|`kNl^D#gNN@3GT`q*A
z*dWST1>o4{x^QPHu9(0O5#lm`=P`Q$rub;UCV{d+M7~p=%h&MPPxiUwM0~A=)tA%H
z?!b3d=n1tePo8OLWvBm+^6M)pir%Mw?}5J!kE|xLN*ccA@rB#cNAEa(ZZE&Wt?-#h
z%8&GCEohmoaliz580XdG=yU9pB;=mw`~J}}xWUsjGN}USagoHvKCX%A9W|E^60W&H
zpetj^OPOOg%&kc4(2H8_iC+ucK&ykVa~pj{szAZ4JI&3;<rDg86Nm3@H(T-l=|j-2
z9)8Ut;G{#&cQy=Fm#a-C4}UhR(r9m2vO%jH?S2$!P@iZxDXYovBDS9Y_}}cS7}_Wo
z!E||x-}290^hf;}FhtT*z6OhlAi<`$zzoSVqMooYZOukg-no4*0*+OJ9`oZvo;>O*
z&+!+Ly@@@M&?91Qj1+U#8W%un&S&tl>vxg#R5PB2+;n}jL9uDzqoI>-KWU_g1m{Rs
z)nUxLvqzrsBF`4|w(Sg2@=~S~%0;9iTA8G57aMk@kHsGrta~zPS_sw+(*Bd_u{a9i
z<2Ws8nvD6xLuJJp<Cpvg*r01v*Cb#}%_AmX>Y!0mCYr6GwK*?DIVYk_9JdMBY)N2l
z-fP$IZ-oq-w>G!n$o;XuEUyOWulEnQqOm!GA&&lQ4RFP@QzCn=V>r#`&N%zX!9|S7
zP*G=KG%k?58OQ8!HFaYvvxAD_@AT_JskS}UE-F93^pa=W)U_SeZQM1{C9}y3j9+XW
zYTm$pKd@<Cw_zD;2fc#0Y-1xQfsf2ky8DA=KT1J6S2t&vdHwa7BjPBMqxiHpP^3+~
zT+C++s;_nE(dCOawRJQ_y{-_v^ef7pu!r|fy_9I+@sa78TCa5CL^M0Sgg?Z_3nQM$
z>^34d{JLDI7HhI;7K>QjCl-e}+S_@Gy^<M~2i{ZgX>TU~Ib=$}KZ70?a(IU*_#Y&U
z0nYrSd-+DZrZ0&_eX~z!Vo@-Zc++rd+^a|`r`Abiv5!9Y9;Hy-!GNI{*xe91L;jpN
zUhbThW9CX?@IvzOdpm%|wI0(@`kw=R*>eNTv%&{kWJ8QKkhPasHtN`xX#R&$el4**
zHV;$-$`$>Giez`{iRX+c464or<Q@}W8af~STrALBw$!_Efg)yrNNmftYs3KLlzClF
zPAe^$|4v&{yNY`K@-5xYi;pELLH+AsP>xV*ykFLSV$yU{nF#t-NlU}h7xg285`G;k
z-x!}7E8c)J9_|K6V<5_-+P={hYgn?RK*fe_(+@6;l?(~23(kh+j}sBoFsF-0n>tVC
zd@7PQ_+~$vUs&5TyKnhhHTN^mk8NCGG4Y{wnpN{oW_0ru(o<vWs3u;nb2&eKI$VXB
z{;kMMYg~2t!2*<#?^CLm=j|UTj*eHAw2x$jW3z<4IAYM!w7YMOABiX)kK=S!LZls$
zq%5z+)qv_X;H$avY7b^U8r095n2mquQguWw+EbT&vt=V5OQ$=T^?TIHL++>3!+o7?
zmAFE&gE4R2gvcV18ColS-Aid_sB&b?5+k#>f40dv8x#Gk60A~EHGdUO#Wv>Q+~+RY
zi!@5QEA0Vt88V+sI0qAMj4gt7ysQE-WKo=~2L)CMg)9Zpv_jb6ndpK0XJ@vjR0&ku
z%cB*KcRDUD;s(B0q{l1f?wi3JYOG-D7v7^R4%7!#sxbpiB37t0txm|$wJ9`kkG(F?
z=IYzw!&5rVN5e8*Zt9cORmaSyuQM~+am$*-y8`SVsgkQ=U00@0=SOC^yABw99^QGp
z+y+}D#PSi45+IUA9ieM))5r6GV@lVBz5*uS;il`W@{G%zQ`fDbB|{X@>)-c`d{amE
zrtp|O)$T>g+FQBGU%-P-Jg`jD<7ujQhhoO%MT{3_(S4o*Q*u=|IHMv|zy@N+$E`FT
z_lnQ?yY>m4L|05}4g}oNV!Haoj&>g;LL0&59n#`|q}q8Q*0r#HZ2^{6EePyR)S8;;
zo6YV5(VlnsMt3+uuBy3R0b~rn%NzBJ^~I&TIS%pHm$TKb0EgxnAe|`yrFXKS%$074
zG+wF=H!q3Xxr!iOa)MgkJF~}U=i{#P3S$nU@c*iO=^DKj4vdn9Jlpqi_fiS7M4fVl
zH*S%C*<Spna$}Td=CE2G{6{9i2GWPQReRm*3qRmcsX%{8S5tlMSUlJNiwGCxW*UOt
z_53JKSP~^EF8J+6)jNsgO~?a0_HDXcpZ9mE#`!gnsP*Ubv-wNS12F}wmmSRyIO&6x
z%s{oAFbhy8vh_v=i|LGLlAVyokTr$xrVYH-nCd5{Mg!ZJs=8fqtrQHg_L96?iv=Z1
z)vM<?Mv&lWuf409fuBR!AHr;-OFCpl?Q-&8&^*iXHh6<3q+M97z95=M?jpl5^+u~G
zz~zTk?}wWuO*biafiJa=6bIZ-`|8_6!`6u$WTob<8~$$OX~y_13xqdpeA+jk?>X1Q
zRhS$5TXs+$H@VVAaun!?Ko~*mC&yA`2;kWpC5nbP=MM{klf#^Io;wLr;mMxiteNBI
z^$N~6{Ahi7Rk}&V1L_Y=y8Ml56uXXXm-9B`oRh2flo!|OsYtuaBSR^45DVA%a$YAF
zLw?*kZ+7}P<um~~9q8_UzL!IKK6o$hOW99iVM5$$*Wxo=O1K3CBGxQ#|MSMq95xSN
zwlSzCQl9j?&i%{HZ=5v_Ah>ftzCf{nWkX50Bd>2wl^TxG3sgG;qRx|>_6b3ne&V|x
zm`c}1cwaE8wJbxj**AUE7a%kHMkoo;Zl!+F2djWxenK^r(QUkDI_FdEjpL3t6@zcB
z4RmIyn;rM!_u{ap8xcbOXcKhW=K6%c9#6M%PWNDRDj8YtI?!)<)O3%1`<yO8F3fku
z!*IBxyey3aYZc%qRFtI573a?95g>k4>Mp;NIOkc}T|*3looq(3fR%i~l|I=oFLI5G
zD=72!9@AfB{M`Up$0y<$P?}(=MWs#h1Krvm778%yP+#G9_ablB&SmbL=V-SHb-bp@
zG>c0TWuEC-rH-|qi{JH)A6_N%pX614KTNTSSje0deW7J7_v-cK8X;sx^QVV;rN3?%
zCWeSq-d{8G8#1_&jSVGL6cc;E!{Kmoyc&En&@q^H1r-EgJ=m-t(i$m1{GPhCPGx1E
zwq()KB4$%@%<*<=cB{_7|6=bggDUBk1<`IA8h7``-QC^Y-QC?C8fe_z-5oZvv4%!B
z?oQ(ljXMnAxijxY%sF@Besg}jh!^+Ij@qlLqB3)(u9cZ9kJGts`ByP1UnZKL-*y_B
zAN<vW!U)rDGPj<`M9L)9+Mklps5Z6Uh%BXDpP)vzsDS2qY7FMhrL;>ig)5#J)Wm4_
zR%ZF$mE>He&ol|OePTRNu&>5UdI>YLvqqPMix&nOC;R78he;8SxjZiK9ZW(GPul{(
zxhM)l{28@!{VZ-K8`T%|0)>|ok*DwcmkPbWAE&R;+#f~@7|nI`;<0ZcM%eL>Ig08g
zxI)KDa`8*!%Z-0Q$yazeM#P2xU)*xuUu~%EgQ>arc|1U8QH{4IKDYY&opWJunWu3#
zN6WAVA{&3ie%=(P-Wt_YahspSE|l&l*eQ_r^p!NO;xG+$U=p-g{2<~3Jt3+a=2H6L
zmr(mNbq!=WB+IS!QOA$Q_3*SrVGQd;!^)MHx9ee%(PzNK8({M4QnR!pCIC2ix&}RJ
zUWRk)LEP6si0Nm|v|@5SJuU4;nXH8+&RJkMce+Xt_1mMkHls_`<_2EZdK&Y`<s}zI
z=#n^zB$eqhHOVsdZ{XhU;wjwK;&Kr{krMo33`8P7e5zG70YjiEf%dXrMqs)#0#iO>
zLaj%s4z2?m{D-%Ue*y?@-8(|P=pbjTRU!Y4CGgIA;Rp@&85~LQQxFqOb-AZ9{bgqQ
zg=&%wDa^Z+?^AMY9l?%DmKe!@nmRvKCOBu|M_8#a;ZgLQF9r9ZN(CLj@D#jViZK4~
zDh_(TL&^3|PL9{fN*a_azR8J4QvCK}!{+;`{h_5xs2M*Ss9ki}JNvV^D0`b0`g_o?
z^BrzqkVz}hy>Zun{pSq#k8D}lJ+T(V7Hboe$ieG@L6sutKan&=HNH|U4ZLNOTco~6
zx_RKL61@yTj82!Ge7GBGTvW56FN%Bnkn5SUz5N{k8f4NV#R}Mt@}5P`cXS|mQo`xH
zD5@i$lJ4Wk$RT1YhBxy<$qijn1A#l;snrH}_Ayyg04LXn*4c$vcxn0A@vV+@0CV10
zb^MNqf@#z(K{KIm_g3dubjC(-FS6G#bEVKOfQ|J?qaPWE#;}ip44O7o2PB(_`DrQZ
z)jamkPjAPOE>rLJ2iGd;{&~P%lC!I{Z%);UZ+Lk9Sd}PZY})afQ8IFXO|idXZ>Im^
zGW0-y@}Sjuga5IwAfj5(v7|`DD#my5<lXO$<|RA<1j9en1QEz)9cM0`QM^}~d-Ex0
zrr)c}cDeLN4LxCtVZ{k3ey8M#P|_b<HBGi9KcAGtxZ2_ijrQ)zciSL|NT%LRct?M(
z(f_$mHtHUto!aACMRiDj8qjFNBqari?xc}rTC{mX{jhOfbGJG1v1yr@H$3+={^5%<
zu1f2ri4M$N%`COtm*XEx6!ob(v9o?@N`v5!TmG7`xYEGOcecM$0LztTpsy5Tiy~n}
zxTpYr%q(G&PkOt%H&Sm;#hvwvN=h3Pv#($=1#d5)q57!;dS|n}hZy_MJk}QFu!Wbg
z5VbuY_HxM&1@kKO+#lcd^>!$3mf{&Y#($$qU+sn;yK5OL^{}>UmfC*}DwXZK*e?S-
z;UW{OnQp~7X|h(Dou}Qq@fzGg6v<84oB*dyxvBrTtBp$fTi+5wDIH#oOZF-bu%@kU
zI^#dL_wE<V60il98yJ2v<F+&!*0h+iz8XKz2CS!@O*Cy&8^3Wj-IwTst4hmvb>}Fu
zS8LykR!1L9CVc&sj=|eGa4er0%T2{v%FJRwFdH1+xa55#nriqSnYN#&*_j^ERt|Ot
zk8w{fGmBonS(u4|WnzBgW1{<Dh*{HrS~Qryg4x2~&~#&%#?iSze(o}uJo*R{qcQh%
z7O`o+$qQS!!NN(sKhV*SsciDBbrQ+@C?fEP4YH?<ioW7Y^yMQ-uax_<QEozUHq
z!29x}PZGE0UfsP`ZjjIWmGK>~uK$F(txG59yt11ibSI)+0fbM~D5K<diwD}BdX(fJ
zyXM17eVgdd_l6x=;!BfT&bKEWXBgYbLnog>0E^k<>{-6SBJ5!K1oYt9UAcVfJZa_D
zoHs^evPy?tUUr<}J@zFT4Ih_@Ve?4rrWw^75q#Um_+1-FM>=u<zh{fHUCc|~NDR=?
zwx?arwOdHNWThMP!O?UuB2%V&oo8QU>SAL)*Dkq_<q6)R+mxI=aT{N?%8GXS;y`Hr
zHn=+V1SeZZLjr7AkrNtZ!&)MM4!(VwIChcxQup>fsFkz!t6ax#O|?_WLj)S1y(Saj
z<mzbOuJ2@yEk>h3VpYVNmqzh=j;mYFcBvZW7b+}o-!B?BtBu4-32Q2w;IO#pKJ>gb
zi)1E#UG6OID-<jMh2Y<Ab@v`6m;pn7Z6J@`ML063&hT?3-ASq1k)0)3tx`y@`+2Z!
z0uwApfbn7YNcUU_I&IH)M@i@7VR|9_*Z{}-vssGutXoYJG5H|3VuU=^qpmRu4om<w
z&7Q)+__7s`|MPyIgqb7j<h=uyz(`NJca$VQE)_^h-7*{i@wmS`tEAPvOCsZBoNFUt
z@Rm`-W9F!mdbVY_<&GF~OjGQsR@3(Nl)utnASLdgzdMzAY_x<B*ZgG1l1E>U$}?}Q
z#~jbTUw3~f_qheL<8HR5_%4U$@h$-|99z`DZgSP{M6@K1?>;y9Ug~Hbb)Kji?nCJ_
zdVzIdRW--!D=9`BMmS%A-|6q3?Qx4AozO6tkd#MYN=7z@P1lG;G=n(r^+)I&6fsEX
z{JXK7P{_cb;3Rv`>RkO_-K)f}m239n_yW4!UuTz0hytb1r;Z}e_y!MXPG8*%>Gunm
zMGc|A9svo6xR?#|oJW^vbvu0Lc)}u|{$bGm#g8EvxT_ofM}>}N&erPiOR@tp^5ier
zxmx6jp{s({Dt+p)`JfFH6fCe%^rZmEk}mzaj3ICQjj3Rk4-t9~EAn}E=%2($wAL);
zR*z12NHzW?l{|nsMO{(*y&`sAJaMJm!z8Ni4}CE*c(Fu%^adufU*UbnoalcF&_CaJ
zLDRftsirS#6d;llHq->WJDOiqkwv6wJYUIqN<AM{!3nYl2cxom_m+R&l$>*ET36?F
zwrgdhjO+aa&bv%|S8eFJnOiMG(!cYZgSp{j<r<_XqY|&C_n-j*oy>?VXh;e+Qd@GU
zH`^^cSa(g9h&(j?(n=_fCwe^~*0aQ$r~8*P@Gofhug3D*z}6-;*Sblrl%P*L(i+&c
zRw%&qa?;}V`j4ZP;%Hy?%hQIh=*fcg?wQXsZHbhCS~P^9a5`!@fvhvrhe6uULBi0*
z_l(}Y6eg9}0kw*i;87ncR@WPhV3R>(6B|~cBF`A_0~klJjf<a!d8K9lb=dxbml7a&
zRyw~`J9IPNZx@iLeR2AA<Zbcc@aSzdAL4J|`LA#{3<L}5*psth+Ux%uwzQ;r)DSZ(
zOT-8kB(xru{%&u=kEeZjJrurhW6EkP-h(6Y=6nOfTR;ha11C`b4P2q)v)1^U^bc>v
z1Vb{DzQ@acw$NlmR~H{-9NwtNm#i+adHB*A<DXHaV?6U-_;pIORS2)EU=?S8LE!6t
z?NlL$hgx>uKf62sD)H(cW4*=DaL2hFK|s+wLeC@<n<-+C&+B5-)3wSs7vezPRCg=r
zC0tBMx9e@qy@_bIBig?R|6gW>e<l&VQIH-7<#{GrdKZ^ni?p50DOLXcu4{(UQ<|Q7
zJ|~zS)CbErEf%vjbCg9b@X)W^Pi~F}cnpCulY<K`{p4z|_yo8AA<I~Wfds0nEH)w5
z5$;HT<OLC_3uPR6pc93*;H&T_Lc_^qfPaGy|0#j~`^G<2n*D!F5<aN!d~-)7qc`JS
zbA<?C{!ri~Fgu4w$aFsj{sHO(RXiMd^+49wS%jLu2JoRt@l&jIe)wtV5X1aeka47f
zZSFYbQ?1!=o{H4jjiY`(tc$glqNPB$d<W;c!$mcjKW@AiY{{H8o|lVy`DxmUxc__G
zFjbW1-()z!R<N@R=@Y=f`Dj`P%|_$Ri!(@TOfcUe=*|P?uIonvYp**qiaAE`|D1tW
z7}8gE#<wRje+8SD9L6JL(g6b@K+^U-k<EV^n*GZgA0GyuTdc8B)s%4gT;FRcYJ}cf
zm1SwE^i0WFjS^4g^wvIOd&o)aSWRra_+iYdZTYPnnJ*-q*-IPXn2o1vxE#}&AOsHl
zzY(EsBiKm#;>&Q>5Z<RKiGS7u|0f+1)Bpu{%z=^xAyDaq8<%SjaJ@pJ4C^gFw=?CT
z8oUmoME*Av5K_8eka{a_*zyH4f^EueueSBZ)Lb3wBn4*BXQ<|mb;e=;G^bBdl372V
zZH|0_$13*#nxDS^*E;V5Zg-|WTU4{P<MUGX+w_=EU;}9B$#UH{Ka8JH-I&0&*QYoe
z4_7xTmb6H(H&?W{q>29J6#Xlq6Ql_`Q)humnY`@_J*E#9`(PBnB5W(&lm}Gp=XD2`
zfN6&>8w(EeUuv$pv=Xq-<S6|h8&ABq^pa+LGn+ViF3338rw%TP$_FM{0Yh^S5Va2^
zW`l$f$p0ZFj9XwMhl>u!RYeBmGNSnmLB(||d}{oTx-mu-e4)~0f0HO!`GJcZgGUqU
zH;oc*>aogDH`I(bS?E6SV+$vL#3cYp{_z!m8T!9Ij!G0CZBAF}fHUr_2?HjAEEzU)
zoGZR8e-|Gg^sgxKpN{nw!!~!PGz{Ra3l|gh^!rq4v(B>u3tq{|O6f0dVr$7$q7vo{
zC0^jWZ`?kTsF@qpTbaLp@W#1S?L7HZyu+R92~W|-<27;tNt<A{eZqfp{UV7rKfK%d
zjNb5+BhVJUR`;-#=$K?m`J4KI&IIll980>nHXzY1+?IkaH2v>k_D?92piI@I&TeaP
zXs29I_NW!8Gr7k1{JEBHu>y>rB47w7$Y^{6<~8h{wbS_%m8d<&Ug@A87hz&-6s^1}
zP9dePNc5_T{XI$j-+Y0f2oy^vP@$g0`Z@W}ZX(xBy0)(f-8OmdUz?--QhTdq1oH>z
zqTI)K+&Q4{##!=#aCP1X{0VTD*w3^<TK}H%bUcFjYoe124qemX8^`WK)c1Hs9n>uI
z2ExkjGcv}lXKk~V&sNKR{en4lp)mnWEO!O2Z=fty`bs?3z?{v(=h#x%W!ka$<b|@p
z{%?5w-M@!=y;++Mw0u*~(r~XFl+RExm8e9&$1gbUT5=pIc0_rxwV?l=@Z3Q)zlA0@
zm)m2VR%}p{Q~@m9B_8EqLf_wWOFJekXKej&?aUW3&0Z2wE$?BemRkVp`p&C=;U))z
z|K{*|FPmh3f@{YD?55oLUvw6v0F$B!?WAFOx7Y|36-1?rM{_<~l80Hg1OL!c|Ldv$
z!d2iT7|F9=as_1AaDMm_yBwy(@0TfI{N;-xSw9oYlYBG}W(4H4(tl5DD}Ltdy&YXS
z28^ih>Fg1DCo02V<B-n@Drb?ej-7LUcklVJ>?E>7ujzf-MuN3;mG%C#{q15C^#8oU
zUw;DVSBH4cx0yA~TK1z&ulyS*eo%oj#WiB8@g-rX)waScCzXx<7TcTg6Qufwp#++_
zYOK%$o^b#R{#45jr8ykGq9WyhW*)rnklgfI--GSyT<rXnE(6tT&SrRYCdP7}lX0h*
zwdswP&RTWrH(6?Ru{3?5JS42N(FJ@<=kewn<v}=O|BjWjq{(l>-M=ytfmmmp-xOU?
zZ<RZz7r32lVRWAa9kA|l$nKIo;R380$4|q|DBx8fa?*QR@`E@Kfk$1&PVT5C{I=yQ
z&Eg^v6BLbr4m)R$$D)fmI_LXNUwIM#eo_6x9;1H{-eGx8{NK?T`IcaaUBI{>N&Lt9
zk!o%hG=4X46QeOD$pj$fq3)?8j(g<bquO(%fVxJY;GkMZKk!r6hCH`!IQ<VfOtT^N
zo5;mj`)QF^`044IuQI}afnrJQ_}D<6Au_UU$&99sBWCyqY~*(qo^O;!r|BO%c83H%
z4Hr!3zr~H-D3Tr3Y=KvP>yt}nZQU4)T858~mQLodmaW-U{+<rt@NUQC$KtruEu#*U
zb3?!CS2sCWn=aN0#(1yNM63XcG5f8Dd;J9vd35>f&V`%nxI$Ij>-!gW?XB7BptBmb
zcN=^^y(}ys1e4uL*3I&IZ9vkMMoxxn@pjE-%DdANQ(Ab}rxgZ3AieMdtbp=&N`@M&
zx;Npi#n!AQB)#t~W;~a5Y5VW)y-Z|Z?Cbno)@>=ybc(>i<iI&G?Sub@(Mn4cOsqXs
zGdMFYY2wCTJOua-!K)wzAw#FTay2pFOkZjKV=YH8NNZNiWIefM++D{XT!0L1xs6vL
zN`N!-Q@Gtvy`-X}p&)uO#O9U)c6F|gOiQ4h@6!D}sk8^~%pqv<b?h*WtDek#HiTQx
zn&{3+fS<A84Hrg@W3-D-;a=S?xy78iNNYtgH*fvkkU6vE%z+A4V8y`C8d3lE@jLSa
z`_S~ZBB0-?8VdBU7Eul*1SkEA^N#2Kr!fmMf+f|X|29IiHYYaFDPN}6LAPlIG@&k&
zXkHWP*?bM|h^bk<T9;s5!x?eRs%x>InWk#5<*(SgV`DFO?|?Vf1)Z_Wk1j&*E)pH|
zcWC8A@23sz_RAmNsFdEkSH?0_N;g8ZMAoRiS*Ly82OTwQSM8~vgfD9@nUtyG9)FxX
zrqSs=;&WtsfG!sYd(@zP5G1EL0(vXIKtE3HynvYb1XhI6=4^o`!&;;{{EK#{AYkR7
za(8HwKg(&piUT1-s9Al9-8^^E;t>Bff?*IJVwFPjeLlqC2pID-NTW5W+obR__*ZJj
zc^k-;wLlz}FV<!0<GQyd{DXd07rziTc$WB?e6nVJn(oGr059D!Y!kGDden%1Rwi?P
zvS-(T*?PJ=JA-ZK>-&hhxE2E8d72&vsF>J}5z{$Xyz{GC-|cU!J<V}nLK3r|xAV1e
zba*<(6R#g1>*X#lC-s*I#Nhfj{8w5w?cXTjxDCY391rw529$O7S}FPeIBdr60r`*E
zW7RL=`QDFz>SY}-te?g#?Olx9XRsVzdHFon?*;p1Fx}dGi4t9Cw@Q4ey~9`T2AOtP
z_kaeeVtdJmrY^+i9A0Y^5Oa>~hh}cUI@X+|p4V|))jrbrz=~>>pSI3Zm+W&^#xLxx
zLTJwT$5-y@(tpxbZKi&GV)J;ec4^J~0}tr*siHYrv{t=^T%!1E%;6or+4oEsSbOJO
zbR5(L;_`mq=*)G=taBMJZVC%m)YnL}tu%Ryg>&R_qFMIMaZCHuPrqr#iS{4Sj9>*i
zTS_@q3MsXuY2mZ0@`PS#N8N%;3`n3t)dH04wsN0Zn|hL+;flAN4`Qg8DrZz(rCw8)
z!4FrW!5S@}Bh>0R<!bDlNNul4-dLijS3k+lI#p>gTBrwc&_@4F_u&5&P5oWx<=?S7
z|NZXYbL;+l-u|0A|9>YlFvK5?+61fmBb~69Z(Nr+Yby8L7j5|Y*1aB^gY@?97wS$U
zIdp2hk9Bkg0If0m4d=Cai#8n93o2f;z;LbMk@FYzS&JE%<1tlk<sA2<Ap30fO5oAN
z$>w=#EAW;4HmUjdIcKf!*m=jJYZ7}VJq^Q0g}e7zn3q>c<J2A8>;Oc^{LA_yz&F=o
z2v=pBe2+;Ag({U_6;$SOa&oX&;;HAg_=ERUg+J?n`iwelaa5-PzGTlfYFYE8esPs5
zV<!>_Nu`-)8un@-Ge3Bj+zLTTcFw@GJT*V;Y?qql5YBE#Q`Gz-leB>AEwUUyZ&h?Q
zMM?Dy(O#B7glENKM(%`T(oVbCZ+~MjF-&c<HB>S5{h%A-D>KXTtaK)-RQ?r%)Ldlb
z6|+?SOn@|m`(4JjEE5-0H)VpN)5-nvC4igqzH8z(d1y0;MQ;Cee5O(h)~dZZ^u|eH
zoU^X2>}>;PMC9F5!7r<!%z9SY&x~Ao^{s?TNvW_gH{!J3o|?|cr)I^49+V<u@zKMM
zDYzDMHKHoxO>yz;T<7ON_Nh)Ww~Lfjgc9&*3f_!2XAIJvy8)unmIKa=`@L$s!NiM-
zYKr;HT&m3DfW2-*tHM8TTB4`waRxHG3U^gTl)*{sDt*Z>O^(_A{c4svgVU@@w;O+9
zP#C=!TRcoW<5#w9nOUJ)qf2o)FBXp^;i;=grCgZ_z|ilprrK4Xp3r=mxjts~&*@YQ
zP%DvQ<k0nyyfM5}mAm=6E>!?~Wv|r4{deOGat6tD45%`uh1vnUS$(uz&TN`kXO(?x
zrJ<iPfcnT55uXOXLh))3$^zE%KK)E2X58ue>T%WyEBsiHx1?`qwEBU{icZ6R81ak)
zz2>w@l7LJtj>NvQKRle*sV6uhCxhRi1%I8Rh03DX`4%eQtgyp9NLH#xiUSKf0u0?o
zty@fb35_B`S?5?)dquKc)Oy7%G$KJlisp*qF;up3#%E?bb9L%&*CWHIgO&leHAbAh
zP)};2WJ2fmTlEBs@~>M-!(w@~rK531Xp&ZbvzGkS*`27}3#pOZY=7pNGQCzhSDmWn
zr85-m6oy57D4bE%R>(9Ol@_f29kXRp+ioY8lLIMnW1kvd-McSF-+VZV))$Z}mDM%x
zCaq%3sAk$qSmpQjAo<oDs2a6V^cbw(JWsUQfD2}KV^+weH|g$XEm5qg9_op`=A@4X
z`Q|CBU#}>-#;6RU<ws1m^(!QW%uWuSQ3lC38fO!u0bV2UN6C<J+QyZ+;wzpVZrSVi
zouDOh9$C9q)Eo}eJR#>F@~6#F8f7Ly%<iK5*3ZnFrK0YN?mRm1dq2y67e3&+Dc@;4
zE?|ysktSp`@Hq^#*bHIv*mzb9pw{~bb@&@!v{g^$qA75!R+SAjzR5v)E6hJdi;~Yc
zFD_VU4DD3YWfhcI(l!h;)<2gt-U6=oKDvJYmhUpRD+RF~VVJkKyl{m@x<<pqB&Y85
zupjGkE0mHG4P4+}YR~14HX1@2U<Teuo>ArQt@>@G-UQ)`vnznoqh$gPr(#BuW#fpK
z&D=Zio_&uxUHz&w465^RZrXm4ozinVwU{g`i3O(=h3n}S?kU7>M%WUvm+9)K9BD$_
zVWHSUTFi-IhcT-P8Q;hKq~hAnLzt+RXc{G*k-Iz%me<dw{{_%|a6K%Jt3oOjS{^4(
zc53x9^|FtR1|r-t-MyJ~TwTAmPW!+Dvrljmx!ldQdrj-k_W~LGcD<#kNEie|dfk_c
zOF&JC--ep?h3;Gt?_!sJtkKBm6hBeaY3v$gno>U2LfixVQuQ8w7C6~caM=U6ph~~U
zhf{gvDnaJB3)_XcCY>cpXQ8QKtRyc5+?5~GxH%T7k#-HnFWT@$uMvw#5z_%nY~P!F
zG|$3(-&OHPAAxf7R;}-mg`uI8a?6Z)^5N*vl#!*j5qf)9N1ZR{N7D-$$Guh7O#4i3
z*!_LA-mpg<pxGI0)$j}{`=pNj@Mzyk|0TzA%k=sZ+qlz_>bh<lUgg)bQVEUsKLdIN
z8WcV;M0JbyhZxB~b4aI;TKntqvSj&#hk0ja<JMGGgV?7>b`|)5Nl7vNm-{4fjh>s;
zn(b4zuulDx0-lzZsFdq+96*$arJX!EuO0*4V{K=)hZy^&Bo`NCIs3FVVfF!GwQfq>
z9V?!ipH_`WGfe#=)|GcnIOIC<-XEfUD-`Vpx%cBn({5V|FRo?gwa#JqkeH*RBju4j
z*;V1QSPICZsweK;=*n*8aKhQ+k8bL4z>h)98MjTAF<At0$eb8n!rjMQ{_#DtuxP2#
zF!ygGw-KwPyFxHaS6er(yJ5I@Iouhk@G|`VvQ?|(lK-@z#3%(;aAa=RmsIPDM}9QL
zcm5m?FnC;y@Et^5wGpm#_%p8|Bal!vIkLn3RPnTCzJuP*EVOZI)3#A;)qWvetg9Qt
zmn<daM8;)!QZ>r5TSS3fl`XwmRlTBn`zUSfQgzF3z?C7dQQReXHTyU%L9GBPy?(6C
zjU;>;yCQ<Fv-6#?R<P15BeWf@uW~ig0Y#1ml(;rUE@qgwv)B20RdIQ}LHH%vE$z<M
zgkd%V%*HxWC8SPP_^I8DyatAQb(i=_Lar)cK^D<n^zVHD*~;bJzD8g%Srw*g83XMJ
zU4=QlrB1DDUKZfi*2{`$JZ<YPqw$%SGr>6G#U{-bnksErk>GUhjVfVzeAK{JX*{)6
zZWZ#;A_=!c>E5tuW+SnH#u75ZCw^!kFXgn<&9++(6ZPoe*Mbxw%19E^^Y6h^li6h5
zF&OhNCbmrXh7zQ9pkyE7WoSD>YboGelJ@CQb-mHI3)uzhHl~mEOz-0dZSXz)#V3oz
zH7yG3<_%U_%3`@uB9a{o=7}+*ioufBH0hI$TuSQH_-)GW-LI=0WG#{6FgPAs9(pml
zQj2>n1ZUN%Cr^BnOkQ$4&W{3nDqrwNn>P7jD>eRPcHUac=PKb_^Q79b)yRZeJz6W^
z$(Mycm-E>9E39ejtybETD&$+w%rjwo4NIJqbzs+RY|d6EzRDKyTk#|;LD~^E7S9^7
z*Q2`K;^0ck06cjeu3Mg0ixP9PSyvU7v|}oolw;hq<#U!DXzD)t16Ho`;{KeEs|B6<
zunJ^>zUlfz&`R618xbW)(Vbo$C==_5CEn#E2<atD-JvC#wDKjmx-{F0Zlx;A0PI_;
zYYyd+P36l*B!x&Q5Sf!9d0GOPnRQ0%K#uDvh{vOgaTd#%W;G~Q+;r#i>@nJD?6z7X
zaw>^&rpS^YXM-SGiG>FhD=F-hcQ?0F(ah)>W`*NoL~&;`*>M~ild>7Kb_%UT_m+CQ
zT8f4$(k44EsTKZVKFzB%QfYd004Ua0Kl3!jW5%+Po`d6X`CH=hojSLUv@#lGmGgqF
z1nRRP<YS4qTTF4&*Jn>|9s3n)<B@v<K@4Yo|Mx!N0X?sShkV?u723*z{Aq|>5O;EH
z+ZlPX3&%6XiHkNMfwVCz&es=MPsQd+n?sVsooLe<H=?#m<J@Z9m{ZO&(<P3B2)Zj&
z9Z8}7$@Y`#sLI)M=FXlgRoEfvg{Z_g9Ai(zumkJPARYWP5qBm0Wpck%A>WzZb+5AB
z{aDbS!Ggc)jM2`?p`j6&v3TAUo!WlKAa}$qrMP%3`eed2&gO1N(jwK3+jp0zr`6Iz
z9GaZztU@u*cK6LBYidvN{9IeZx?jAWs>?GbHL@xqi)J7!>q?PFKk`J#ZpR^|4}*pN
zeGh}h-Qr*}b^Xz8_6lw?v7!GLe{n^&DT%YOVs31oWa(^5wln@WmpyJsl8`C$p~pR^
z2wBp*LZkLb$(&?pDS(77V=bheJSB@xO<vBX3v&$H8FRFbzh8Gu8UMUo7OOx^%`MmT
z`4YqX?b993U=xO$$VVBobvtz;2zs`xOA(0MkgD2DbWejbos}Zsg+T_O(~{7F&Ixa+
zU<a7h+Vo1chHCGR^4qVvN6*dUT94RbFUy)vmdrIOiNoN<_lS<dvy7Bx^AnyHRnSu*
zc4kih{K2}b%s*Ck1u!Sfh%<v&MZnSdaAs?i(;OPBUBmpM&)8`#K3{<&HiD4Pz9J9P
zkFv)v`DtV>l*Fl*fOe_rM<jO{a!4F3*WEO$ZkOyCW}@-Lb`8;&P~59Boa5}D6Dou#
zc5uc@*iEgw_K1l|XiP1JuBxF=XX)x%fzr7jvB2ZC6hFYi@^1Gu%?NiwlHPnT+TEho
zeRe7lU8;WYF7PzcR5f<XTk1R>e(zI}U658upJZCv?l=UM>10U1UCT?UqFVIsh)_2z
zHlV`gsx(>_^bWu5Z2GMWlid2p$e^*tlzr87?cQnbgoO<L&Vmm2Aio#!{R`-TeKl#1
zj_()0(!HGbW_wEpNV{-K{B5SwnRu4Iy}+*ni_MNb#Xn?aN~g>$6?Qu?dlHN5vm@%c
zlo_o3@Q62;q<&emtq6Clv~<plwMxgpUFdT+n9k{J<F=XJ2L0wmD(i1ZXc=X<9T((|
zY5*eO%Pc9rvFVuk9J5)UIY3gw^{GpAe)uX3C)JQ;k9OfLiAjeYgI9wz*>9dHD8+`}
ztTm~;3Ve=0Ci)CrO8gB>=c>MaVnfsavT%BvVcA@TdKq7p5?5R^S9#{;=o|Bu!wyTO
zZ#5nRjhnw%jpWWyanKg2mw5ZF<^|vp*fJ-1VPLPM_EgnSG~*1p>hGV}VsUbjMd~hv
zd-roGTpI?oU$NazlvgAxbs$PDMQu#CI#i&@E&Y34OECL8HS*r@UHEB3(jVV^l<Vj(
z$DOBVrXo~TyP2e^s~xB#tzt8-Z_U&;bUyrfiKi&F@f7<)%T_J2wN+VTaU1iE(yc5L
zQ6&%OQg;yD>yyL%M0N(hRxdCWpFHzxC6ha3+?A>M2xV+m3WJi}D{NcaPe9gO(^sMH
z7Pe+4lNo1GKG>3t1_DYjveoNzNCdl3<XfdwO1BDOyseLlv7rSGb>DT0Z@AWM_qUTW
z_ZALH3`UNhn)!hvp2VO@cg@=dT$k}`TYPTWxkouRGCF+NU5Ndx`NnLtyd?PHoLI7i
zXAB`LqUpx8#C^=&@nli<tW)^p-EwKuJPL+yAuLDjS!1%hlk6DSY}IJAQTiR|<m<FM
z*v^%;&9-Ybi9UoC%VQZ99H5#>7YQhvIr0)e3ZByHwTfzk=4`Y##Jdeh!P>%6O#b`3
zvyq%E`Te_M)UcNttFU5J64ngLa@q>)OwPvBnIKm|G>g6~&D?Vp&EERj#AA61)-T(E
z(4!qyUx>fA!FIMDs%(cSX_>t?l2?~I<o&Ae0B-WXVib`!HpV}{%CD~m>^t0>ns3Wq
zWM}wP9nV!%>Kv@81lTWD7^{x4qatO}(ZV5B2u#*-LY$#x@`k|BVUVAEm&A~zV2oU)
zvE7&^{!=TQDv13>68xy(^EDZ<h-*>tJf&UcXY1{yWciQgL4A2uMDR^TUw_x;>?4ph
zGY**)P`V;VMvFkO%1b-eLrGdp^GcS3yTjp@QiX=WIt5P)6GO@kyFv{U`~940fH}1K
zih!Qy<cqk_R>1Ao%?(Y7hGlaPPoWm|la&|0<K|O`D^?Q{BWmWi0x<jbsJou=BZgRY
z{qOZJLMV3oQpHxcMx{U27-cQhC2KzScVLlc92t8y>J80PM?PH!)Z|-U7{e^X-_?6G
zdn3TURp7)(JzA4;Z`2bgGh)-aO;Ssm(b?M!N~(*U{_y#N!4vP+fX*@<G3M4Q(_gPr
z?&4Bpb?*ok1l?h_{mOiI(|Z%ibCZfTeVZ<y+1xI)Wrc#a8oI?~iS}0DQ%iR>H(5~z
zPP-ckyLSX;Lsv9gU+voWd#>p7P|VcVfel{mU=;p3zZXf9;Ps)`FzT6l3COjV0!jK%
z{l=eAsG6~m?FF;;M}lEUP_u1woV|Vm#xuxJ@N(-2DdBip5o;jP3w@SUv<KUTO`~GQ
zAMQ`^35n8FeFELu+&q@+1&J6lq+hDj@co-<kG2(!>GBUP@^ttQMqzP)5+&^8jN9Vz
zBgD<qCLtM<BsofI<Q}K~jfNK!VSi5H#^_&)j2=(x1b{XsJNO1R)+^T_0cQVZ9_Pyj
z!m)sR2mdmw$38jt2OoE8bN07-r&yQkCWMm38C?&LIwxR<-{ePPs{46Y;RWA8&O_$o
z^lsLjZ!g!~*=g#*J!!T{Yu(07La5@WWqg?pkFtl`o{PQ4Qn39&WAd$&aZj^tIxC&a
z^QMh;))f|^v4<fVPB?iT0XQ~r<k17IOf|C^s0_vGR;9;AMP0}V>-#tZgN<kT=UAEZ
zw}(C*omshS9QtlAP$mtB+nAfWt@mtcj!T~3jPC2bhp(}{0`3hs^YUx_?88Xk(EUqs
ztDRE8buMV){k(fW&i^K}Gl|E2pa|D$GIN8XXT8HIpE7Ck-1pce;OgeOXX^vZLL+Tw
z=Etx;ZM-E1mrlm_$78C(HC&C*V*jwQ`uoD1mAJ$-t1>t?ww6|l-^T&>lHjO5a9BB(
zq&L!~RNkJ;%+`fPTcl}_+zbyYsq^bG^qpAdX(D2lh~e>8K1`g;=WmYt#im!%ZP1fT
zt|*fOD#zAH_+4_<k{w2@8F+RM*4&v~zaf|}nF%g?d`$bl%5SXWuPY`(d*W}@6EX)`
zMlts?f=r;%`bA8)TL=+bIGlnjf?nf%C@7M4JnKqj$)9bKMx6W^I*l&Ge3DY7cuWg!
z!E4_<;#jTt-8~4yWaAO0e|LHKen|`Oj10Irt}+=RoppUlxg&QNHAV6B-IN+3EjA10
za9UH0%KhV`gP*8P&Z<jJuwlIJ{>UuU9}0P!Pth%lcfhzpUo3K?R5!wtYuZ(939K9?
zeUT2k&Lc(=9f_>AvDEOjM&5Q6z|QfXBUpKq6!RkSR@tq^Wip1k(vI}Q`S2Yf4riKd
zsaXSX^2BL5zB|NiYi<8|2`9#7+U`wv2;{zMr~^MjBDb+Y+R(Oqi?rjy<r%j7`KcqR
zUw&ix5V$YSi}}vnDXD9}Y1k$}m%_2zK#sSjJ#3w!t5C^hq*S>8_v*?dYc&KL(~*Zy
zlOnU6d3WB`kYC$O3HXtR|5yT+W}kRWh@=mL{5xF7x?Sq-wSPv^_fh?|=KG%(YM&Ej
z8o-bKhi!D=W&3GO_GHW?hP|Hm_2{#%vS3n0KcSu%A<%|o!LKz@yK{kfm@>=O>&o<)
zU%e)v%89K-hK---DQOGoLcgUBWi>X;T!+)U{`>Xwsj}id2^2o!nFph+jezra1aZXH
zA|38}+7NR3<}=6dnamW^@@Y}&``uJ&BY<<Y5Yy1}How)K@G8)5%Ii9IG;A!Ml=pPM
zOe$-O4~SVG=;64!1wU*&`V?pNt&S>9YE6r+Jd;->BD`qt@r2SF1wpJO*YM-G1KBVN
z_GUPdHd#va7}FJtTT>(z2}HP=aN=cli}`%_uPPCD5C8EM%A4<*x*SJl%rdEh63wy*
zrG>cP3ZW07-xaxTe@i9@)vfF>9OVcwlui>~isR>@SA+q(Uy1g2P@E(ku3JUg#DD|F
z-9ntYzn*Uv&a(Aa=`i$i6#50eUc&lfy2ty!iIedya`onku3vWUeBpbmWE&w7R;koJ
z0=Ztxm~5r6=ZJbQ(QNB5T+u9J))o^?5EyOhjSwL;;geK+Zo{LUS?%^C?u$_UeE5m*
z80Po}{};=vj3YWP!)F7-@A4WG;XC3GT&&_GVMa2l{l-{C;YLAt5a|F(L<hG|N(mco
z{{8-jm7geISijX4Lw3WNFY|nQGA`exB5tmtJ`W-O3Zc2i55+likI*#~R89$G)>i!r
z_Ac3mJp8pFUK~MqjsR)~I;XG4=7N$VsZRqwwlY&3p|p-pRUYl(Pt#6(GP+UTR{?(|
zs3fC8F6Qsh=GeXgRG)cM8q7M9E+6IcxigAUrBt-?vvu4iILpgNn?s1jVUn{R8X5BY
zb<TFAnGS<0L+~<4AzY<INs?5JWz5ux%hm*nyF)-WRZx{n4+M&;#We#w(JCcy;#M}C
zvncT3L#E~sU_U=eYo$4(43xuo_|8{Ja{l5;@D(+S3ESmSb{udCX+WjYxxW>1@ALQ)
zzMRV9x4(tpUYG~<<|kpqhE^-2xa*A__vHXQDIKh$IZgye^mpuGd4XmORv5&*WE-(}
zGN&lwmryk@X>^*vEhF@L^vJ;yBJaT00mVSPeN9;<S(YFAWyz$se=x^8=+_OnN5zxe
zA^lk=o-ScuZ5zTS_EWxaZiA0J<R?)g;s&NZ_+>6i;S9&P+<e9wR6-2)>nxoaXgy8;
zUO-|IEJo+}=}ph4Y@0k-cIa|qyXEJXZD~j=8#iGw9a}bY7^1;w`utOXdI*}<H#n8p
zb~DKgcga6j)|^JXIV5LzdM3k~!dqgPD40uj(?^*lC}^6oru*##U|wuH6ESJT<^n)m
zB0L?i2-97dUq&@Vs0t#APZ@3W{egKtaOob`SP3m+Y8W7c(%a{sQW<5x@uDKD*-uTX
zGw2QJ`=q#?m?%*q^=f!uO2W}4L)x(r)ZrUuTthEiifpJtHbN)&DEq8upF-AP0U;1@
zLO23@bL%uTJZdGZ2&q!@#6zU<A$f_R{ThYCCi*YIEnUMT*$AtE`LE{NjO4Jq2UWuw
zp{#JVGb8BT3nz@(%9rAZLnXd1tX;4uJATYbsAKP0m*lwObzsrPZ_mnxnBpC$iZ-$3
zg!Ztum2|WL;Zzt;Ike5g=3qgv#wtR>ZM$_j-$b}zyjGgS62|wt%<*EjMZSr~_Mt_?
z`-dQ(<|ref4(mZ=mlMH`H$vRc3qoV429V1Il_+}deF@}3RLV9u6CdzFd_XFx4|3}j
zpA$a#oS+HCBp4Lj92^oE?J|Y3@^wLogmQT}d1VIe<oCu#DIjq)d6dS8^VNayMFVZJ
zK!Z<%Um*cKr41%vBvw-G+t8m_bqAqXg44cu_zJmQ@?MdxUKjD;+hQ#gmX%`NFEtI<
z-v>egxpl`HMT8Y_il1L@A6GzM3`FaQ2FjiaEt?iS<5`%>=fz8Zs7OJfn3lnaSH1ta
zf`|tH<>(5ZzK6Q$AO=xnYNR8bW+_5iE4aGnz^<78nQ>CT8|9=?=gEpr|B93E6Fk$7
zS3(Hms=vW<y{c|3lqPxNY8E2F+V7X|6{-|Vh)RcUpX0eJt7MTwV-qaFrLZ*4#=tH|
zLdv-+=8`?l6lX7g24{Vpj#F+*#6ciN0F&%jAqbrF@b_awQzhg&$9~b?X&2qee!k2A
z6)yNpr<d49@PmVBND^g<5>%<NiR}x}5cI*j3Uv{}lM8h|$JST!=V?G#hu~EUi!_mu
zAlNEG41U(jKmV3G-V9c9v-5E8#J6m<IwZ!A(qLjO)j_H)%bxx<(1GYP<``=STI#Q%
z-fj8szPh-c4kFwbCe@xoQqoeU#LC`^gMcXTBHFDb^EI}V(is!uiDgJqH&%VfkS9o|
z*^!?ooc5Y8+igj3GM|`|ClDnx2<{DRBZh+H+H3*FdSON_ZODt!g=T&C$Qz2+czpJT
z0I>XT%k`ty*iTrpj6Th;#Lh>;DAwXG^Is#dq$%Smf1uN0DK`dW2J^NbIBz;TA5p7F
z?IV`rMw&usuhPd`mwbg-#?q9r%z@-?#J$|fU;m2t#T(pHQ)=l-^>{jH7b*b3ifSIP
zFaV{k*k^6CbJKw|LO>8WVuO_WC#$U#{SZ<(bnso#MSzzy#@;9FcjZ?uWY;adC2pv-
zTe?O#^WS)5GNL#%z+Mw@5@E$Jy134ajIPGLf#0Ad6gLhjl=+FuLW^;O$fLuIz$5s}
zMH$HCU*!V98c3Z!7k4iX)LgRcS(i6@`0|s2PX_M-FL9kQ3f4z?i+ioeUa>@JbeDTW
zlSB@R(x;gRJqWa++dhk;`)~>e)LWeBBr%12k~Bdw=7vBc2&=p7+n!8QHg)^j5kR+P
z{fAP{#87-3Cr~NT6nts1A1`d>S9`crAaIONcg#GHc`f^xrE!#z?v1_lo8}_@Dpg`u
zm{0<l_)dE;;L%{h)!sKt-H>u1Wi0l+0LNcjdPjrc1)IVUr>}n4u8l{c8S@KyE@Qf;
zZRXc^J?~0`bF&cTRY6>IH_YCw-F9G!p{xV0&v!34F1$ut7ruIaf(bDVA@T%vk~!xT
zL%!zfFmQs2cgsmrMjkQE7;={Q7j>Z=*CYADWYq@4A;i%^*6#&VA;^EUBQs#WsDTp6
zOMMEWWNA|PLHPg$y7jiD?AgA^?cNz2LaZ1ukDuBZ0+vBLiBErcU{fV&CL#+;40^w<
zy4%f%wU@pEFd#?4hlLR$t7-T76>gNUP|?J**P2}XRUqm~`a^P}b7_~fyvcK*??-pO
z?Cn0$vf%089G&n3X>Rr<JUlS2T9aB%<^}SL+S@Y-?fEZH5cxB?PE-Qko@KgUDpC*m
z^0F>Y{hjqe0X;tRX&2{q_O@%+r5h$d(Wl4tP@cHg-U;6vTJ-JGi{p<ikBlB)JJ<8P
zb-;vmM5o=+%btTn?_$HL3~jL9@_Ov`uKklLAvfjsvJ%-prdplCI}isdC1~BU)yi$+
zan9b)y~5Ys0?)tKfx<TTgBu3*`-=V9bOLVnmY%a><8fXeHJgQA3oJ4L0V5rysg|xm
zJJkvkE;@64&*$#W9%~H;-q%a$cRYw^UhlD4CdMX&T3)7*&oztu+haQ3t1&WfF96SK
zvm+k*HsBT*Z+60&(PvGbyQPVw`{ga4HeB$1(qnxS2nDX?7eu)>Nd+AxqXD1&ta?@2
zRiZxr*u~+Y9VbWU^$v1<w8=XmO@`>(?m5?-SN0{7b^XR6>SeP>8Qo>`D3`mAfZHm+
zXWk33i+PRPCXAz{8X3*VbI)KT$FIymXCFS789@^l2IxDmx=}U|-gNuzvnd#EEl~gx
zet(s|wT==w(nJ7p2J2=WHe-U$H&m<y_RDA8eaCM}x_At{pzn4VMqW_QsD}}YuI~)r
zlJ-c3P5YJn@#-j1mjt{wri&Q7hvH6#sws_#<M{k$Cj#ET=fUIc@P12ju!jB4JSlCL
z=3%_fCYI5A$PqtMwdNl44V57t+UuFOuh4s;duPZZQ&u_s1jZJQ#s6&u5p%Y;wqEfj
zZfIS)7ErSa4itIwguoOav~C@+Z{p^-W=5SZJ;Ra`<>o*?Z6+heZOAW)0%6;h9oqil
zRaq<|sW&;L{ASR|;a;yt`dj<zjF1a|C!_=Oj55Pi`_t;3k!;}*&5lq0thBQu**gl8
ze;bp*6!TB%uj>fgY4SN`GJf~hEbZy-j<vQ!Kcrrb+wPk+FZYP5ej<xD&d57aouWs~
z9m&SM`0|KXd`o&L#4YJayre{Qk4**G$ZB53hylf8s}MEGWp017ACUeg&X^YHd`_Jo
z&L_@0d^_BdC4a=Rz>T%>IU<v}kw~KSzvt`ByIk@DGikVsMwM%LRSV7G(eCq0e+*Y%
zO{d0@qG(SOLV3-uU)*K@vzjRCHq@_F&4bZTb!78o{zNWQqHaafZk+C8{^#bCEsERF
zds`|ruI^=c_2Jh-5(Ou2_ULdgpTXrGI<TPR(>h)T95RL!?rJmPvv892_=wc-ROr)|
z4kA=tH#pSf5rAE{tYJab=Is>CrJXHmWUPMATAag97eObP3@;)x7hDG3T&LZAJ|0%A
z+r=i}bI4JmEWnP(H$91ff7tsYq}`Z`VMS+N9(<Ow?N#$ow5O3*Cf@_dH08FJdW|zr
z+oerPz&PyiDc#X&H7bC>?G``FK?c>!mh)r==NPx2Ntfh1ZM?lI(V;f$;m+X3qnBM?
zZw@}|*p~MLY<}XlbeqM3moRa=AsI9>;GvLPkTCZuMDuqOS-Gf-hy2lt3Y!ATLk{iu
z4sNEbY)qH+OGXK3Z*!%(8j}bI=1riS)*))vcPw~=-+eDi6d-n0otAGnC4V91>{0R&
zge=Xxlg6j+aFr1A{?)Iqba;uQt7NF0mpdozQ?!k!%bAwILM)I2-IcZcO(w4A)6VQl
z;G$*><gTGH8|M$jz@KrHQ0c6J&xTN=u%<^tBR@%5Xh|jK{`@NI;b&K(^8)7@ZgAnw
zSelZIpdQ7xJ>W#Sl>IgS=upIWTd!989s4($;H~bSWQlVV+m0cpf<$Gon<c3&b{TNm
z*^xF6i^jQa2FF?U$+(!(Te>!`f__vvIAh<bhuun{`XyU5-iX+-U8ePQlBT!(6VDp*
z=gLFka;y>u@8SWXU`L4VVYFv<y-4F1SxB`?!P6|V3#2$|=l&tkTKq#~e#tAoChNhM
zH3Vg4mKm}(IB{v|wM!p(3`xySMl70M(yv3_d<_*5KW&*G1`X4ViWRdGzrWP8s!6}t
z*3q)>IHSi>+(-C^(=Lh0GGIx-vh4oU<9o*m#&b}FfR^=?%}B}-6^5bpI~?LLeqS!+
zdR0ph5s#y)2!9G8_&5jxW;o1?@DnFNO8iGKlwLy`{DWU|ES1}^&l`OfC1TGYlQKX3
zG4{5L+KuvZ1TRNX;;|D_Nub+;O8*d|SCC`)lTAZ8>Pcr)H0^Y-s5Ch#WzZhx&y%=j
zv7A9zeCRF`Q=A{-7F0sNgk97ylWQ5z7UpIA|1b$|A4!Bkyk87IBs8RS;spr@Ss@xh
zAiF4plxSibLXvtx>t|NW)5M2E=x{@GLv($H-X2kILl;8Pto=EI)-QwcV_-l!#2r4U
zBZw<pygHJL*j={RaH3KinjIQdm)VS<CW`Fms$xP<wh$g>GKFyl%najGJ7vK;nQtJT
zdbHID6}~GjL^FJbF%b>YpCg_lr1N;@U+k}f**7HP?}jPGEpx4k3E{u6vJI@itim{I
zOh`QCGh7rzIl@)TWRcBwJPE=><P{XxQREZALD_s{2wT9#(uQ)TM$NV-*U$bWsp9?q
zi-wn(*7soe!AO%0PDPwi<8shAqEi~mTXAnno5~Og1MGsMw-1*71%1_bnE1!@(y7KC
zIKem?ICpAJ9yApyP@*?dl87vC^9S5#lxdjS5ssMe;hT`L=xxW~!aW()k)%9gm{)zC
z^WC}2i_oQoXThShtZL0NONQlEeUwUhNU-wK<44Ai_Fqsw*Q3464nth#Pg;2`gJqIw
zIxOY?2!Ii{31h70ywu4I#82nf$N13^7-|ux86&iIMfC^eMBP}_o3P?f<pJ7YDGYg}
zF!BVc7-n@on>Ix~PY@awArS?raj`E1{N~%kvB*cC1t_-j@HLUIp`@_wpRkQSedaO*
z_x;L<vAZGf$2=coq$RfU4Tyb0J9r`55>zR?5P07f^cW-7g=CeLk}u|&bvd|07>M<8
ze%K97d<`>J9Tu6ddxsb4)z7lYq>M=?ZN6P<q#*4Ok&*O31)`vtbZ#IQ+k5GNE>_jm
zObN))2TPB>mj<uLbek?LBYScto>c316N6MCpRo|qMgTYyxL~az5PcWk1`UE&@J|dp
znM!HgZ^jU*L`mu-H4&>2$iW5VPOF(?6sfjHsEvRVUf=h?4$_7GLC6l_xw`U{iCMoW
z<G1Sr<RAnv7LkaeMl8=ZP_;Rs?l20yNZEj;P>BNt^vJ8Xz!+8A<dqze+fd=iyUNBC
zVKm%H;qN=H2%d+ORvjh_MMfdCOm>)980b5vsd^1uEIgIy$MZfACkl}}+i>qZ(;p8q
zy4Hk}G31$F@c5|qrMtM1BH4q)nwV2<t#{VtnUWdvvctNhp(IjtS<je({w-cHCZBPL
zN8IgueHEPHnmnP<$O@<LzSWYTnJOf+*W+=88|<Z!S4U+%Z)H|(EqWu>QO^debc|nx
zex|n(`V>W{*X)aw8tey?V0H7`uQMG$DLi2fJ`GMbyyav$=3a(6ESaGs@sZXAc8q;K
z=I5G?j+NrTWTdwmp)%sMz;@H;d!4wSJ5a-T=7vjR7azB}kH!c(Ou`4w(VrXfuljD*
zN&XJ>9AIV<_No#0#M!G-!_dcjD2>*HVFEKyPxe<`;**9}ig%Vg3$@E+COUMUEsHR}
zp?iX46X0Kn3{>xVB`J}j#XMK$FcTv#T{Z^<#YEA~!nYcErpOm@sE?kqIQ@41GJrBX
zfI`?>Ls^1(C1KdJN-@!+E4bDi82FRK{AHYs&G1BZ<8)rpC58DAX`ubA?<@N47x{UY
zhA6jC$=<^0Gkk`&{4>CPjn8HY4ZY)jovr5MKDxvE@RizqmzSOE#tUNEPR==|w~v8l
z^V5{s#ahd=nfD*BlcPz$yT$2;dwCzQ3m+DBhzmFb*#UhH?Q<TYBs?}#Tn|E*1=<xL
zhOpSBVpedI7fT681&@!K`^EM0L;s}$_jJ1(Y4R+j;`B;y8gywGN&gVNX2A7xs(zQ(
z@=GgwwQZOz|4YK2!_#gjhXn4yrtk6^Xw9UnOF?(Rlkznjc<xi}mAB#x#>^$>%g{u?
z9HDg6EJ!XcDTMZrL5+LBWg_Bke+n_QmMADv(q>4qpUz>BDv1lcI9-2z**M4x@XYgK
zSigqG9|30}TzgDX4==)Iy{gwPhGqD5Y}2SP<b}052H7ydt)(^iGsKs7M-wSqW53R6
zPi*ka)ysMg;fp}>dB5{KwO6d#hHF$muW{pV!E_hvGPTVYb2M|PG+p=%PZt6rZ@(Y1
zkuNk1Y6LG(BBsG^>k<qK_;|7^2#?HM`V!1mZ;I{is5fUosJzB{dVh4Ua73Q}!PhrM
z>B2)xwr$(C`L}J`wr$%sPvf+0+d6IA_}a$pJCC#0%xfO9l7}QaRkf=g2d>ZjdT0%+
zaI3Eo8U;M(1vY;_Gey_x;Te;s|ABz;P3+kc0q*TgCQ1Y!zj%_Nd;MiG@XWFbuR$1%
zN(F6p2E3iu>%=pl+Z;)S3I)(vtU7%+HSI7>o!jG08?U-Zoy^E|*?q<kS}nj*^>Dvn
z2kQ+?GyZ9R=Z&9MfrJ>aWqbRAd;2r;1pNa*UZJiscM!E|u+g^~gmyuBmN|s$nG8&9
z<~0XSKvu_h`<dx(fI=-nPhVEGkhDp&A62IgP&<Tv5u50?|F<4-c~SqkeQD$p#pM1v
znLqYQ5*V3f192yLI_40zZ9Lfcn;tv96ZnAnrsyUYQOB&8j&I@Z7fwF8e2n&x^LEon
zYf~Gtn;t74zYWv-E#pcRl!pPeJ2)(NounbV=mb?hp6B3EC-~w#+nZ6hGs~e_uOdpr
zUl)4~=<I^DxOw5FS^*dYOY&oIwHS$1O5!4n0U`pB<e2TvJ8uYAKDX3N2PNo!wsD`I
z{W>{`y}7^g1SxPK^!?Dw;|z|y>NX`bDFADL^-WHnx;#UzJ*W;P(}RS$aEurepv^YB
zH6R}z!omF^H;NRq42(<lW&FupV(7ty6pLI|T?O?TW4@pcM!U!Y!XO6EwE|YNx&;UK
z{mQCOldm;%giban@fFma6C(5|)ibFJ9<nM@J}vbRkNrxP3Dc7=1iL@60{Px=><X6?
zm1@<LGU+Ack7UlFX7}-yqdNpEx=Y?5yOJz-r|BXw%ibuzb4+~Wm>E|JkrcEBdAulW
zO62&}Yaz(uBCy@nyJ-XYj}ty}UKKssj*hV$F9l_GR*#LZGpZT>!@y_Lz#^SM6IElv
z?x3tn-BZa?PJu^;_7|y2_RbcsO3JrEuA|Mu=wH!I3m77(48E4-bW`+$+2GU)i*XkB
zuV}9dd!6ND?RPMRuP9hqO+m4FT+n9ygTwycac~VgQe2E^6iNrpoA{$8LyU3i^J_ZX
zXG7Ir=)3IfQe}pbE%Qd3O9$0I%YuFJ&dqDmpNS9zO6lU~Id$pe&IPTRg9fsv2b<&~
z<W_HO_=Yh@Bf2GY?-#RrzK5A=C?=x_38vm`PkTl7xAX`fgF$1*s{)ZO6F-V`Sdt@z
zlIY;U<jEs&Sm>FegOF7JUWvClh@fo$PD|gh&K>sJ{L9xOqU=RuxHf8|ktF#{fc~CL
zN0y?S5Q{=SG^caM{^c<sVv!s1q01+3(^r|2l?%=IlG-n@Fg}Y<CgWz<{B_vDGbtVe
z5}jy;{|JE~ml;xc>?bdUIC|yU$biw31%h-2;uw;}pPvN}L3gO?u^e6kSNGvIVHi)Z
z4J3U+JfxYso(F0oq#A<p2}Kh;LI^Ludi==NHrl$P?W*pj1i?b;?+k}d)!<rMR(H@W
z?}!EEz8-`yfgXb1REvr6#Gk|%!7~IMKX-do`UBQ0fY>aQA<e`fQ2qjsf~<m5is|9S
z#N_b=p$p_+MO(7pv8G*N^#)9Lfqg8tlfe<O8@=@;T+|3oR!lLQ>E^wO>&zW$sPy?(
zrqg6Z)XCC2qU#XZeGQE#hdaj3W6c_XIe68HUnnBc&ih*N1a--Wq~Zjbf`{cm%!bx!
zWghp_L7H<jO$BKoOgkH<gEry)zlO?)A=3joH$=Em(8Sqks-pq7=eco`K;9AuLxoEJ
z0Zcu;1q^79%9~_SCxA+mgFP2Ju#h3H+4h-ky{K~Qpd$uS+to@Ii?ID{`1P;vs`7l4
zWq%^~_;O$WLopgsN{Ec(v2K1Wv}ng-SlrYK>S`@oWVn}V7!&t*j18jW4U|9uIo=C2
z5WokwryN^`oUSk;gm#gx;*q`q<@(RR**Qrx^*~UQlgPCvmz7eTm|6W^nU@Vi2}$G9
zL2c-4R7Dbgju~FkxL&6ULY+N$;b1I9F+P0)sT*prv|A>hIFyz7jFIkdr-5HuCA^Pa
z)x3gwb9QxXnGydeU&^QAv*gylynqHGrN>+0R1&uejs0(e!1|lFeKqoe_yxZxxf-Fu
zGqCgMfvhW@AN}KVvoy~}kZ7irEHHhmcJESNTBSP@dy{C)Za8tQ(VJej!S4e@#RvZj
zya-%jYC?l8r$NN5f8c7!T#KC`BC_soowvp>fq82u>#67u5UrbcZ;XNig$CCcwy^X_
z<IE6+l8M6u6nx{N;Lw31y}v2Aa=$iB%nmi;_PVt2QyaU_il<D64l(K)Rl##()~X|(
zzzHW#_2Rg(O>b%TCLqtL{ZR4h8B11@hH<GX(IF8Uf7wJB+*hvAU?QN=Nz-P<jaQ&x
z;42df9iBkxEmoB={i&;hRAq})bM;0XT<WZu(0BIrnI3_OYW9MM5{JUJ`C)!hcwu&1
zmg4z}JsRnM8BryeM6lFB&%8+B1>vp>tPgsplTsBS_bx(^bt9C-C^5<yPbLX+z6jX5
zqk240rU}Y%_Wy~&yF5)H`WZqK*USOL8$XD-$L04Eo*+Da%}UM#Y$s`i=!1c7pMVzT
z6x8WU3Y03)gB<C;#}I}>VyI~IQtcsyAw1SJfwPQxN{pD+;P)HXG$jX7fi|e~45(E~
zF<&N#^pb2Tx*pnhOoDJ|lMf&FI16doD1!}7x%mFR?@I;B_HAF?Z`h9Hqx^-0<-(<c
zs*D7JM+jB~87s|vEL=eawmXx+`0A%pg!u%1>_EPPW|Q%;__TY2q^N>fgVwnd(8dtk
zD~kFiD<@ZCT8J#dQiqJu(<@17I_&TR=cQbjO37-P04s;(iFYUq<2Ww@X@}37SeFEA
zkgDDo#XknyD9dEix&d%=Ee`yB?}3ed<c-p<tkkusOTJN<x0(a}=$A|>N6TwQ!ebAK
zFEuzdH8h1_h`A)Cs~Y7H!71Sy4W)t>zGBr)8@*jk`<w`RT317AA9j@0#>{ai%vr((
z!GfLvHR};v?2}cOD@g}hyE^&3M6<WSGNHU~_xVYoTN0>tulfM#(6tEQ=&hEFEJ5-_
zlY={R7_G;xo^8AXSm_90RI;W92J`iO;qQNOEL|^Mq1zMmfO(k*bm&W#(HlAt+hp<7
zS>ed`OIK%-X#1bhUU?%&Whv4G3=!sqyZVhHx3I)p?F5^hF#4BKr@MR`tru}*5TLpz
z#XA-HIxt!-V`&!5aFuR18^hCwc*q9!7`m#26J!f%`U92f6O#Pv?1h}E(?xQV2NQ$}
zdksgd*jLIMaPSFT$WyrNxJhh%@#=k?{z3;(Um?xo%zO`Ub6JMiE;eubThl8F5vd2)
zf~^1vgYrNj27sYL74}ICS=J+BDh`>>oMpkg?5KRbskxz))kE2~@}jrV<C02u*xZtw
zqHZw-1(80;8`1!{^h7Mua`nim1PZ&#NC+;15G||8YDL~iS_!u1-_&f1*uwnj$4X{s
zjIbiyDHa;ZEP=7YDP+lbEGeU?Iz||~j_I7|;nUPp)5O`_6ZSDx;=?z%&{`YC;0oHN
z2WLcxw+~W#v7mjw`nPcWEtXpF-}vebL)mVe^Ns`^ydO3QBoFyX=`Hg>s~2L6lwe1V
zL-v7(;<MI8tX(3yM~go~KBv0bw_Af*d;mnsxlA^W7T_bAmWwHs3zNm?L-s?FPJSR1
zm57==C;0=N@zT`odt+<!&q!ak<=CwEU*^+|J}BJpO|_C6dboXcKg2DLo|ld56H(j2
z7`5ludMlrG|I`fm4N8@3)wrbU;X98GRpIi`%UEEp(P!~oub)^T#Z3KN$7xC{K@}d-
zE7NYxSjus>`#zUf^*@Gr^<RghOxm{HzehOv9>&vGYx}M%b$+fJ6uuH700wLKm?DdW
zeN8VD9|U~Or^7!FdDrDV--y`YUQ{%kMja*!&(8(VYk&Gd9Lxc_eLF>BF0ej$9}{|U
zumGo(-P}JXt)YjVJ#<y?K_mETmxFZsDNI%UGY0LKEu@zSKWAa63HUl_Z-2@ITrU?j
z^c^=}0!|wg{N5UR7q!2AE$<Iqd{%c~`X7AkdG8Oeb^P7AAbJs#qg<v0o^HNYOcJb<
z64PcHWvjWL2_PG7b3wBn1u1OCV}&T*iaO?wZa=#yFV8tWVKE%_58_C<WTCc~;ITJS
zp)C#~l&Ond=J0!RDIP3QjRN)u98)}0HVUgq*FMw%-kUoFFE2<4gV@?*(1X;SH=P62
z7T%U(^bfDuG#x?!r+A@^Q)pBjP)<8ULccI43DP7QmZGvhLuLn7S%wCW$+G_7Syw~)
z7rn78%|ZgJ-=;kiWNc9^MtYuU-0ny4wl?2U*Vy-FgRnSlY0s7fQvGs@sYU%PQR-(>
zJTo6F0{Y2PoDCOVu3TOMfH-{#ramUEw7aLHWsP$t{5KCkVEMdz&%wTJ;Ga)=*jFW@
z;5l-MhTS*CKq#UR=S?wf3L^~ATP`P{YZHpYutQY`maH}hD#q~e|9#?1UgoIxAN;l-
z=BxHV?PVwr9Qmc-T;Mh|OK3YaqyAA#w%gTyjTIlnXmIBTC>E`?40uuXUji(3V0{^)
zXWqy`H;Qq=EIOO&FC4V((_9py@!FLNG=y>6l=r(aVvKbvf&_er?R$(?)u3(KWnVWV
z`%QoA3)uXFwihDZ>EDDxfn74|b&f?n1sIlw^HGa8-BhlO!zq%9g(t9^jLH=XOWMkR
zMQZCS@^bd~4&UYl0pSqZgqPUOY;&)tIdHT4{lKvh`t}Omb-ld87oTm&z$&n&&-4S>
z$miOU78G#}trsq<bf^ifEk1G%5wa|abHRP~b6|fc(xqPJoe^@^KE(jXN8Ek4EOkgd
zHRf5K*a>DVbbUo{b6dCF`IU3}e`F!Z7SM@#P*uW{^Q&(y`*tZKh|30$&ZKzPv73bg
zRGVZsa-dkGR+{p=nKM;LL#<PxRY89_k}{EMN?gl<V5%C;BJzW{HFx~@-q_Zv?b07-
z$N#*8{{U-IxK&eT;9(2F913%z9EJZP?O}-Su?#-#A(X!1Fb84O$fIi$Qmh!SFOu#t
z`;9&gN3Jhi=TKt;0NeBXbB=S@T2M?_m6%7iRYm~8{0cOkw^K2?m*^QD!|c2LDe0Fo
zsrm))6%OhZGhh<N-6&yg&I9+Rr4@iNL?^yC(h|!=cs|w)afwHG-d8Khxn#z3M7oab
zTZL%(y>GfYRGm-ki5p1c4bio-x5ow>MeRqBa`ND7FN%b7xhp}&rA5{z3Q@;3lJ_O{
z_YrX{%_OFxJ?sd!k9PHz0L>*Axb|(+IzkJbX_YWd%ve&k^g{JLA~7#|?+lTTy0i*>
zE+IX^;662tQG%AUUxQIID49`EE9&!hx;J9yL&wwqhfiZ#*_B=dH=oFsW*BM_F$yRP
z>&~jC*j79?&uKh8fZ!?V_%Ac51Q?@DKi>(j36JBDfW8kl*=1;qj0B4lBtsPJH$wEe
zngqw8XPRTk&mV?G>p;H51t3}p`2oo&*r`uf-R&)sOUgbPlsfvRis?!r8JWOz!<tYy
zT~>8EeIa>U;?)o+@Df|1CZ)hp#aI4>UWxsckSR4ItL)4o$(uyDY6MD@_6tbi7QYu<
zgRm(Ry%N+?b%VZTDC-Q{6*7p4?v@85`>}d9<$VP83<N$aawrJH{g1w-UZ4RoX(FYk
z+A#$Vl^d5`mOILpB24}QH~k<{@zYfOxCpoVX$!Ng#JI9Fs0VH0S$O>ckHFiZjR@st
z6zJ%UGBnG!P@;Ai)hE!YUhNhJ;DoWl2Ln?Y76lj0^EU3&@_$(VrQlCpAeVLE-*CdV
z<5)y3e;}tBzLjvf<ji%Sr79q5J48#pd5$@!<Iu$8c@Hq8$la8J0a{`>o?@Oo{lTXc
zeH6XnuP@PC;Gc=$rp1gL2BCUgLewnvp8VkECiklYdSGpOQXl3MdExuY8XaCREKdfg
zU_3&!`^KoCuNPn#u{;TkYV#I?)LdJvse;T=z56pKKP2P*q-n}m%b<E<P-jGo6jW`P
z`?>3m5Lxm+9&k{ik~mBpG*GJWiU=1JNfts-LLSsbhLVUqD7glC{Z>C5(CByT_7J&Y
zk*SPuqmFo<D~P5_?%HU?@q*1_#AOYUWP^@{ba*2~PFf^kaGt<?sWALgctpzzS}eR-
zC0Z}M(LHXU^qg_p=<L?h^-zhEFk~(mAoJB~oo3V$&rXbkicm=x%!H-#VoM?=JkIHf
zNBmUK*+KQDBZcfI2rWaY<C849O%`cHV)eGn4W2qdiH*V;gFBtTAEQwkBRHvHQ==t7
z>EML5X@h8p>P6y7f3X2R%}LW_>Xx`#ytpHD$X0*Te2@ia-ASV^w>=w~Bhu*W<5^QL
zL}Ue=uTeqmafgEq<KKOVUdOW$n$12TmJmY^Q<O1ptKhb#f!HFT^?0&tS*Wh4Ehodb
zMfYlKI74!#RZCM0LuFc%Abau#-@P_RXiQ8^Cj2qq&4X+AaX&*a&?Px!J~u3#20~=R
zkn+zB^|`g!6aB@fOE`2tO-TECAh0SDXs$zt61&ROZf$0jCh6G_B!Bxvc!c>9QLuje
z(b;)yp^W2w^2a+e<}#9r(j1)iTd7;bGUC1{4_enPK`>V-w>pBq+&~_B+1Jq<GJOJr
zhi86V|AlDe3f;qx3Snfkm1A<<6e3fw;+F?Y>7n3@`Z^FYDbf5_E{xI>DGX)!n5|C9
z4&^Q7WZr5Q#SvS)aN*|I3)Ai$)bS~=fRrhbR`?ls-JT<*ht~Y0m;+RkLn>W$UmZgF
z&)*hDE<5kWl*2~6d{OdD*zPugV+xW~E@!Q6oHAs%$k|_&Z%YIowI+-a*?irxcTa^l
zHSi<DvIC3qc7wwe=!!l(PhYffNW;*7ng<^x5NChai7TU-QO7e2AwC<?78cj0>R*Jc
z;RR4SAkUMW?pE)#__I6sVGg~0<05&STWWRmj3zP5ws<j)k)Uzb3T?eP3896@6_Gsk
z4I|`PP>X?a`ufL%saFM#Yeu8<D3W)Ar<o^@w`pO5P#KE}O7>&niu)zeiJ(`;IqNmF
zz^skmka|U04vwi{5t~W?_q#PRib(YjGK?Xjt<-udi%uyaY)ADd5RDzSISkezExZ@B
zm62B>d;fl@RT!e4Rn5<zr~Q|f-jc?jT^bpX1O?+2;&_9vmmHN>z8%R>IkOt4TbG!{
z{XJmO1}&3=EQA>G0@f8xcH3YO>N5yE;;02<OpGR3j@|td&N_bAk(Qp>2C*tmG31H6
z3lmyn84kYhPxLVj%Eq~XmJigi(|>$9>ZG<@J{;r>eFt^^kMB`!-wSqx8~&dy3g1If
zYHfP3d|uxRfNlToh4r`3KLT6ME|*(jb9J+}Z`B@~d8hPxE!{&(dG<D)@sFn8T6>G3
z{TWf_?ZV>WcI(;{2MCnrwfxQCEFB$QPZYAWzFEF|F0;{c2?2fk=^b}`fbWZRLi--n
z#<d(fE`E(`FMgx%+sK!VOTwP(U|RXl&*Qo86Suna43Fm<?#Htie@EZirjIv?pYMpD
z&!8&;6To%b%Z*mkK{tKXTyN=W$DG_!iY&<{C0Qae${1pE!W-|pT>dF8&^deE{v=*~
zI65lA+?Hhhi&w-cL)jk<1NhX@kIQ(sNEL6>?jf7<>uvVBvD0Y_Fj2~VxRdFH$x8K<
zD2ISBG;NAB>L8=$)ek+^-hhHbzPqJdjdhHFV;N_DQGqLW8+qQT6VX4+k+hWPSTv|O
zDhmGrmQg!1mCWw5NO%3-1oR)e8TmvcdYDZQmaAmH_ezGD#EV~pDp~fk#0n{kCUcwf
zKPPn@M}k1>@SeKEXo*r5HfuZRP+PsK7t;SWmRMaI@K;`2Tqj&xi#(z51(1Td8v3wT
zhn!teHM<h8VGln5$Ri1fkd1wYfe}C<JTp}B<p+?GB^@;v(eFqiU$z~<-iWBrnEd~e
zW<K;pX^cub68y(#<YD8C={fPh)x$Ot%17qzPJ#Ly`MMCItTU0Yo6Sgux)#dSzxY(I
zaKyBNe@Dp__^+GcAm;I^b<6g;H{ZDvuk7Lc^0>Fy;eZ``%iS~J;$@=XlHW10Q)TSR
zL!}JpV^n)eieiDH#bN$hv&Jft0pEUF&*#8O99x_H4ibkXh46#r{KkHFzL(GKN^RVf
zjJIZC(ht`39^4wIK=$B?ECpQvCyuk_5OV5BA><CNmDsY_pU1jS=bCyxf8*(ho>NGn
zb(JbbkxB9|Z5EpK>6c|{h}r!iOjh#`J3fA0KH0AGqMXqML4oXrw1W8I1D*f>!f#YA
zhHrhTUyB=*<xh)p7enj@{Oaz(r}n79%!`L9{!A6vrEotP*aFJd7fMi<Fn$}SHns7U
zS&iz03uU__+=gaR(c*t<Tbi*&+7uZ%u&$lfRV%@g<&FKdl6q4Y4Ck<_)6<-s9UFNN
z=x_TL@}qI02g0Df(NOnp^~|wuaqLPDofa9|T!d^eJexzrwp2Cd@AIS7%C$)atbLJ+
z@Ij~4iWGaZKy|?x1uwDOK|(kS)0y>Mz=j|Yh9FTmoSF8jNHtwoMQKs%t5|Z76-UmB
z#oL!4MuSW3nE9tCmOocHnX;p7ebriP%%$w0pa#bBnSL7j|4Q^jc5z>6{S6B%W$t~A
zHk)?!IKNj>2bDrGyW95Y5L3QV3y;G6kN+|7*bY8fs)0`VP8e$iY$A3H20fEIkSHGZ
zM7SHIbxytBt6z<=-uB`hm764?8G-zh>e+^dj?tMK&JP&iL~ls^1`;T4d5w&BD1$)w
zux=x{6&-@4L9EEg1W-^gldE_6LnOUttihTSMxq7A0X9O@piM<r1zRHS8g8sSe{Y4%
z4~_>koCG9JLMuP2kr#NkP*EcZUiEKUK=%_8bL_X9t_>`R%@HJ<Xa%gd9*8m8fBRT|
z>snI6PfQ4GngWZSIPk9xmQ}N!6x4L7z;i=n4J?=6oM@HOz|(-%#DEY!${yd#T01#=
zN=si#gKt(O(L%xFt~WoN%7T79zEaIr8kOkBF}5k7l)Z{R-4VC`39KkX!O5=L*~?q6
zEtQ`HzGlJjb{k5j`=c5~b1BYIwF(lWl!QYQ;l_hJa{e5ItUT||@XOj*4NFNzT-2G{
zAM6DVL?2-wp@E6e3nm4{b73>_8j95jmRCNCt7c(aQaBJLzz6kfX?GXkA>|)G&p3^f
zR>1zp-01&@7XM$EvN+zjF4sbY6Hj6YGHccGp=6oOYbijP&2d5jVE$GAM2>(vS{yk0
z9us&&P=JtL>hBexSG@XWjF{LN1fKB={%j=ToaRs+DgFJ85D%sn*6Wqw3zCscXqE=M
zgLKur_LM)Za%Oz@d{AoVINj?i0;HaSo6JDhJ?-h1L5A*p>UbikRj8(Y3(XZH!T75L
zO+$#u0Rl7U53|tL9UHM<$rH+bKM9UQzKQvnPVSiT!Uzf2L#18)kvuB=+T&>YNd~Ch
zWE`fC(!DndWbOSaGjjArIGvU01@KG7DPHM~A^ZL-g`^g6hGr*7aF!=T^dhe@xc8h~
z-3GQ`R?M1n3=pK8VoqisL3~MTc)GCZHe|6blcz`teB!pfNAGqVpfMb<Qw8oD-lXUz
z58SQwWNlEx4e4i?-%t@~D~qA{!_ZjSS$KY|hN$ddnP?9*G@$<n)J8*iX?>Cx&k&Ze
z=PhtV+9**rM?Ds&<*sWX=<~@KItpC8_6Vpm;0XG^NpbW3Wq7(i^8>a0TKVPlIHJyR
zhfp#t>L7A`80iIv$1}e*s6e%Ht>o2Y%d1K3yvoJl=>GzgkV%mHYxDM9g_Br#Cs@=l
z)lt?{PgC7MA8;vj(J`Q-qHR^z0X{J`vasV|BwowxGNbW#Z&}4vs5u2RHg%0UrW`j=
zVQQ6{f0WOH^`VhM>1}H}QEW6CgxB2Qlg<WMjAGv5tCg=6Z?%@Daa0)V5AIY{Q6=T;
zAV3nHZU!~~+YR5wBX?OUlg}U+4z|Y@B6~-6R!hx50<EV~EAx6vR}{YQEY3}SgqPWd
zGLkIyAre~x4ektDbXvIy9jHzYIeKOI2alIcn8OLrVO7N@$*w3Av=GUf3JyYx*jFz_
z$V@~(6`e@u$d)dYO)<k<Dhjn7CsnhSg#Jf-_rDQS*Svm~ofxYNL3PuaIz9}>#{5jf
zhUR&kk&=Z0S?~-gWr<3W54uNIWhqQ%7$^1ERm4kq&>3{7#ljmEU#93(hFIn5af-rA
z2$BMBcC~$XSfcg<^(Cm4>;pzAYDg@>Tpf-Y_%FrI9_h@r1B@wB^sBbi?J%k{DUikz
zTq=8I0n$YAEO2rnqTw>9I#kQtP_J$~nj)H4V%pD*oI!lX-n<B|=^j&nI@3Xre&%Iq
z8slF-M7F;UneYv0vtUq+wkj_u+crlV)j_p+%pUx1e)w@1^sy2ZDd{KkGn&RG`n`+2
z<4g_in#Fb^Y~Pm<xpi{wG#Ek5TV<+YB{MnpGAkI}UvbJrVD|RCSShhVkj~(b&nWJ2
z{|dcm#CzZeua>qU5WtmTQti3qFC3Q3)3)KB6p>fgZ8ANe|0WB%ZujFkx(+55<G3)p
zyvC$N)-?^gfJ@|%7pFv^xOF6CvjD4zlkS#1g6gf&eeuEAwas+@b5|qDpEGcvjVh}i
zD}-2;Rtz0B=I*PnrPWu6ZhWOhO^=)ve8Dg=H$y)*pTO{wr$&Q_OHQ?1r7~8eq~~9P
zHcN!r275u4HX0lBr(L3h<*Qk*$?b+^8JFfTLKBb7UafaOnTOK`9Dl)Fg8x!QMHG#u
zXe{pLg&{!t|Gs+OS|O7ej_G5E=!%N*wK|76kj_>~89#H|(O5Gx;dEq}RYe5sw{3)L
zLT8@i=9GAdNkJ1UU>+#_TiML+e);sDFK7)>McjL)s^buSVUd^?f~LVRWb4-JHztAs
zwgqY8p8g6Uy8?Mlr5h`rPO=IYD5-yw@sFE&24a*YOypK!Htlhfo`ZUtNDG`Mj?baW
z#L<4`+Hb6s{%@guu;m4pr7{PeR#k!gB&cjklTNI|EW^u4E;U@b{)^~}$;XOdu53`!
z_-qU9rTZxurbDhkM<J{^(2LlmL$Ot$mR^R%X-s#-FK`+FRz-5!f*diDA!YhOq(oU+
zhQJfe+mmZg-1FH`wy`G$a1aYyC&~SXo;x@G88nbks^AqGW5FTIgMw?t12*7OJybuW
zdRJD&!pflH|2)RIJFyS9-3I?#DL^7STykEuw{GUiW^|TBfXabz&nla&q&qg4RC(BF
ziEk2Drlo5UJAi1rQ!zDq_N=jM>D`XYx}<0E=!%)I+Y8a!4t&r+t%=q-qo1D)x>yg)
zf|I-Gg-B`~8nx=m9Vut*0Yi0e0_erusa3svikY%QH?TScqmi2N63Z={*tM!FiwuGG
zfLaSqqApy*TJ9y!q-JoGl5*%#-AMDC{ked^pwG2b%l`S~Wz>IMSv76(y@&5g9sE4H
zG7<2<%(k<cea`oKzsA({8<42${FurMxGN&md-h-ie4Hh$`Z|6n{2V{)b>P3{Js5Dg
zdmKO}d>ubG*>^p6vda6O!3zAWFL3UBi8#!C_$27Hy{G4J{MX|(0}kK|7`fbZ;Jtk=
z@Oy2xKAy{c9j%jp)ME6x<7KS%x-1&CelxAnGcCT>b~;#nSoQb3&ONN_^<7DR(RG~o
z*HxhZ{b$!_&Zm1s;8zEqlfm(|I7Ek<_SHYs*J(3jX7RQBvFov!!07qsJlNpoW7Q<!
z$Djwbt^21V-z4B;<>&1gQ=TqhD*bJ?oZ;6XY?I$-)1fj=z~x}(DdoNz^46_Ye4LHl
zY#8UV)?M1$VvKu1&H|4w8dYJVL4(sBgMyy`{A0hYm7J5U<&X&N${MzM)M(B)<j{V=
z%pQ%ixy`_v`cooh2cqmRs;2kmk!p#1R^Ze%r?2V0LAUcG_1uH7>Du*mkSvD?#pNUm
zbVSaE)73OI3lS<k?6~MuxLM;~G&`Y{!wZ9)H>7?54cCde^Tqw<tl8UW6u(f{PTqQD
zX+juBVCmii{pOrsxB?e9F9Cunib4%9r%Tu!;q|F7h0;n`2xJ1`3yU1~5bu6V-Tk-7
zr94beKp|xTxAXJ!A4SSJpSRFczFvpor%e9y47pbwKi=!9W|L##8n=Vi%jqT!{?-7(
zsZbR?0-TC#n6PAAD3*Z%A<G5FS?He;KfirNfX7@n_?W05#Rt*0#q+B6_hY%v-CGp@
z;fnA>x!qK?(C%Y5%2#|$3WFEIjx%;rVNDoTZwQZMT_35o&O<{T5A~@I{@dD@{N%TK
z(zkY-S)SbjiO`MLEAsT<8_nl-1L|F-a&-1bQ`Cyb#p2w@n&{M;wxWFu`k{fvSm>n`
zz5JeUN)6X;i5TGitiZ+j&?QU<bwvjg{f?7g=QX92(5@XIUQw%y!#wrsyWib{VK@9n
zc}h-a^Aa}>xfqc0AU06J3|pX-G;<!s&#>|N{Hvj1Z$9;Y3_X|~v69L6P;3*=lBJ4$
zAf!r_@`9Xa#h1X`Pw1LgKL5r$4Ah|NsqxEco8fgnx($NIN-AAcgui(bx<d<xvD|A_
zXeL;s^t;*<EjS)de?V;RYr)7W++3KSr8M;FyZs&_VRYs<Md5jkQ5=2Pd6VaS8@)8k
z3Or8CId${!IfpZ2;<}CRzVl9LGa8Cv)DMO_#6+5A>@Ju0j6n3<My(lplp^$U8k}R1
z=Mze(c>*h+4Lr|+Yc@tOCpwqmi%oue&2G#;y93BoQ{FtoZ}wa#%7?c$<r9$y0`ys=
zmbRPyx<;2qX6*AV+2K}FoSOA^pbZoV#`dH@AHkdl8{+0sdEnsh#|EpRswu4)^PabE
z%IqCLRZm_Q>={wKkfnN1du6-Huq6=OJ^s&5zq+R=-{~yZpUNMK-ZGU<+%fKE#fji-
zfHz5T#BGCI8py^1zesc+;l;W}6?ia>KU7KG<3rG^`T-5=aoWXL3>}4w=WO@^=XID+
zyF3fo)p+C~)mV6UlEPHV(bq@=vcXee#A}Qo3N-a9Y(9j@e36`eu$Xrz_*IXCDh~_-
zc<-D2d`R=#$n)Fa2RuP<2?h7jP*8<DaC>dE5JdoG$!ik4-{|PGqv(8ZCrnvO0!EPZ
zxES1EIypug1#<E@=^76}vv@*XPwKgF$7?4}zUZ<bs~XwhoF>Kt;@}9;3OafK7{ed)
zc1GP8*(1xe$Cng*dUsV{=`qP(+FtYlI`8n#ViaOp&|4SJrBo413-MdZ@(bnx4wWK-
z`70I6N3e{m`#2$}>%H(NF^)_+L(CE@FHynPgRb!QUYqLKq!4MzxSE*FMimvz^Sa{t
zb~aG!K@M03w_C#%!-CQ;Tj2{_c4@jk8zB5%Hf<td52Jx)kYPr4BTq78ZhBbkyU1UK
zjlVZcB?<Q&a>o*oZ^i<&im2zW0{DH?c<@5iJ|AYj7-JAH1fyO;OIWN4d1Sh`Xs+6M
za~@72l^(PFYINZYk9v;Uz5kW=+MRoHu<@!+Xqd+f{Y2GZpk{uO{1=X<Rl2zXI5t!%
z3OESs%UqkvDtvpy)U;y6Qlxr&@_K2KU`TPYk$yS$d8%K-z&As~&OFC-+0kwhZ9YRU
zH_9qXUxaFO6}tMhO+`J4?)bL$5AYy7-mfO6up!$*7_wU3nd~Rj7EO1YxR~^5CMk36
zQY;av$(3B2At<T@MG8e6&)iii6Lx~-OZJ66hc}9S{@RaQpnJr#W6EfTleis|aXwJ-
zmIH@LbRvi>o;J*?R}r*K5LV*sh#0DIi9w8}d|rM=ja%6RnbC~?3IifiaNThnByG?^
zS5k!%>1_#3RWvTWJhhs#9b$f>TxVfQ#Ktib`k7@7kCjX|#E~pIXcWFiCshri`D7>&
zF>LXiZWKBfWRt*<2?$2mo=Au#`Kks}v)2#BhDB6?##!CF+9tSbaCDN_QQ4?^Gl3Hy
zl1nkC5!D<Rhtx0$zqq6VFDxAHIrap{wAlMh&U?lY?_5YVun=Wy><|G{n?$m^qqrIS
zMo-DDX3LX?Dgw2N1P0JOoEoBix{16fCCQWw_vsBg8u9Bi(pV2Yg{H%|WwU@ficRK@
zgEk>SdPD_j!ZwuzPKDH>w_+Q;{ph=cqSUm%nW43RA_l=eWz5aGtM>><QH(&|bjCa3
zlyo?f-w^Q{)LxUnkdO#scA)fzc}sNC04Cj`>sgLHb`K6dgIM$o5Ph8N7E?AO?)(OJ
zB`c|3`3?wE`j6ZlT0}5ygNfmc6Q#Jtkswr$lL;WFqJ?gkgpOvYgupZK1&tvcIyhrL
z&^%q=*DRcr9PM5tMcRb^1ugkE#$lsmA($q~jd_3!U2bi+Q4gHuLQtPW%r-4NgoBx?
zj39Tlyc(tcU>V<A5opJQ341ch7^4e+DY17n`jSF6Sd<XGL`n~nCe$lJ_JHBUnFi?P
zc8zut#z@+MLfQOJx-c59ykjl%)V!*jlaBAHXce<{6>%b~0z7Cxh60Md?BqFcBbwM<
zt$=M91lw;o#AYM_$lij`M0T3zu@}Gd3v^I02Rv{egQee@0V;Ax)GyQacl~cg-tC(|
zKFQY1SA6WA)Oh+=#^2F=6gY$_*<#t9_kQ+>y|i^NVZl`V%qsfR@F+Ud18Od0C&4Jr
zqELgP{?MMb;9@4mxFVKth1>qxp{;RN7oh3>{*@QN2ne8I1L*qJGkr{BWp7P~M1pLo
z;Ja#$RvPaNACUXV98Oxm{)!Z=yhwg;seA&Oaxgy#=2W_WVR31(vJRBzK@KdpKDj)>
zONLtGg74;GcH!SV@mALyphi3;(e3}p%ew&=B`7rGq!$b@<)57lyGdW5aJYQR<2sci
zZPJbB_W8dR=R;gv2Faq`w{K6URH&*GAp~I9$^8K^$QQt&r3^ogMk<aPuZFf8VkP8=
z#pk)Zza=OkzJRyMs?lFzy$l8oD@G2774V#eaa;kAH@dlbh<>fTylP627UnK*47G7s
zrs;I$R}Qs#J!6*@w9QW-lLbfV9>|5XzBiswT8>k(&;4d2h5mJti;6!1O%Y~W()Uw`
z8+jj8k9}<Y*H=RMV|#MnVaxGxiMaE1Oqko?CG*k%EAMMNvT1Ox6zKo{d`%&H;(oPt
zw-{i5Q>sVP_mnYqL)U$Kw<UvDFva1!H$iFV^K$(V;QblKi^5C59FXisrP2O!*dy@q
zozfEq5YU(KZgfqU`<K#}K$C*SA2~e9(m|Cmw8e+(|8%uOX#Zw>5`o*jng1Ok@VWNm
zEwvDML73_CG1RpbkH3zeK!NLAIRMr7lRm@yUdQ!u<v%q^{cA?+<=kUZz)^Q@;9%9o
znq<ZEQEt(C3<I0Zf47yD<3rffeZEu|#p9K(CdDoF97~#-ywE<bHB?*=lfRnV35##>
z!J$ut7q~hLk2H4is%E;i&k(E5COwsIC0#Ni?7zlsKjyvUesR-#jPb~xIkN;?y~e4=
zZuNq9#8)gUOqVi3+u1;dt6n13zhMuwN&m_+q5J3&qj41>D_j(K6zHx+ak+MrWOhHP
zRJYkR;+X7!XnE0}^|Mn^1vX`RJZba>>3zS%dS@rc7Az}FU`sTvbNsc>nD1>K&><K7
znw~NmfaTC!Fy)>=hpH(?aF^WYdrj{~mU4`VaJWuJ%z|zHea7N-AaiGjyYW>fjj8ny
zHMUce;$!yp0M#Hm-7NW_b*eq`@Ut}r^8~Q#aU{v&^=Qf0qE`f6S2cE2$JUBNBLA(9
z4hMXT&q>%7a*f(HNRV_*$ZMEjIfQ}mDqLk2aH;LQ3O%Lk3g6q-p5D=zlDyUwxz+-b
zF?2`rjUydgiziTWg^l;$b*Gf)E3#Q*8roEe>8WRxszyy*Ca%LY=1%LQ`6Yj=L})*T
z)qkeLuPy0ryK?AvGDa%iv{&dxV^EuDWo>fuW1jOiAEQM6hh$48ou&%{(1^htB@nkv
zMxtGdU=I>k!u9d=)j1~*JIIzX?HZ>65DD~`@&|JYdWbIy^1|fSsZkCd%gv!4M3w?C
zp=~!?W$0P7Y%hLUXpc?PzlJoT$|e|e9mV-)_^O4Ja=rOyKFm2kk1S5Bm|D!o42UTp
zS&m&JU4I2B)=a=%Q23~ewD=Z;*Y0~NlEX-onvD1i8)Y7!h&~g7XnixD;Se~RAzt(1
zhdB*GZaOmcihW!&uW|f*nYSrp&a?jV8@`#=hTsh+OMpSn^i5l@CPHmyrWk-=y129|
zh_V5lGJ#Bwlai<f`ZOd&Y#RroDcvkELWypYsSi?@FTOdw((?Q1<;`(P`G{GC!*@cX
zKs~5|DBU+m><6d%_FEhSzt-cI5I*-^V}3be*Eue@_~L@BB;Lv*WTSn&Re1YvgP_Bv
z+`dB5?K6=0{q}G{BxxwZks#jw`KMl%!|$(ktd#qrMw}_gmNAooI1i@un6Z`AZUz5A
zT_!q9z)e*G`l@6|A#^OmHRw`xaw*;~&nI0B)l1XcbEf#lfs#Wmv8uwWR%>7Cu+B&;
zl5#;fsHT?0{qgqCrWNdi8E8+$@@CT54~ZlZBc^-5h-+8+D?Ye@u|Y!u0tY;sI4sEY
zB=~Jw^*`ReDUz^bCw%6qgJXF7YK&O;6&tBn3@5A}30gcBYO`?!{U5cZt7_RGEOVq#
z_ITfMY`485ZagZam8wo8(+{*+BVr6MEglzyIbX-}$?svH9MHs)TXz$DvhY?@D4~-y
zO^*n4mwTM<TWL+M>7%~kLzbJ$TpxId$>`tG2(=kPCI)Vi-I$(b3;N{YJd+Nrb$!qY
z_crBXc*YK^87BRX6+62i_pzL@_iQAVUfS^K577We6pr^kW;jb~s8hN={n3SbwOU}G
zGzhE~8&wU9UJXr<n7E&kuaP^Fk#yrBMBOB3g;GboA6aRkJe~$6($}o2x+t;B1c1-b
zF$OVpBzqWy4e$k^2`eq9j*Q-{9mLiYS&G1tdL5AqhKUAN>JKXx)Jhd4SupD`7d|_#
z490LY%?tb(MpF}o9tUBpllp4M%G?K9@Anv|9-|PRNBNlMs7mR#$Wb2r2ZF}k%FND<
zIO9_MAGJC;Z*r69X$zPS1Aoq+d8<}iBekS2loB_Plsn!-s_J@>ZsQDi!pS~|q8esi
zq#p*lgs}-T#V9m?nN%)vSY|NlGOErjx~P)yiy$@^!55Oy8~nTvb32F*FagJd2nM3X
zdNnJNP99)Coa3Vv@T<icIGqbYR<dmWc9`4~{`@a6m0kZ$>V8^VQU=Sqtf3ftn01Fy
zw=qQ^{O0lU(ZQb9QzCWNS?n$!BRoVMuZs!du=dQZ%5Pfm#T96_ZC*8WWEkhb3aa}y
zIPi5r^1V|VNQTy@o=hqq`qwSPt;CY9lM|1;kjN6%@P1CICdM|6zy4QfMl#YSDTr*k
zYdtX>2cG@9y?Vr(-1vGJ*MIO_#{_+Q`akoj|3(StdqzQjN+)ic@4|*|0&EhzE8>*D
zkT9NP9JkcHoZs92j?T7Aw|lLZLHvb%cdN0!E;4@*-tY~#GD<Yxsq!SVEhbI!B9q_$
zq!%Vkap5$<Gyhj$Ra)E`Xf`LW#ZLA@Y^fP4i0nvA3d@g)7hxjp9n7Oc1)t-oGmNvX
zifNp^*vud9-wR9a)#FRkh0|4cORO8LCYxB?L#7J6xWG?+wA+$B-}d?Gf0KIwL1IwQ
zSV<KL_TbRnPY0SE(uQ|1KRpyqjp5EAk$}vsXXT*`6|6!XO`DTS1{qRYQml@mRpgwz
zHdtrkC=04G4y7kkLXc^*pnOCCp}k+Q%@cG|C#xprNg)*1C&Pu6z9n2?#f(D_ThJQm
zf%d)&(j=L2W2I#1iBrxDL3lI52Z8SCkhZtJcd#4S4-|f8ErN+C^0vzwoAFLJ6!@Qp
z4qYQpklCuNmKd0`x@7`bD~=_5JJty`4lZZ_ngf&=SlD|FlT=j7m=qC9kW82d#%&sT
zXoo;JaJt<jEpd(cMZH*r?^5#Xe<Bm5-G_yeF<w#CNbjui-z4EjZa_r^vPR@g=F85v
zF;oF5AUGjRMj(hGbTRN=EgtkYnyS==a8fm>u@oyn)0iRnNH`rC$%?tDKm`57UsC;u
zD+4{}NflM1yL;6&kuXTTaQCL+>pN()AQ<~D4y3Tru|MH;w8D$ja`wf%j1yy=(UhnK
zAewODL~Hf}WK4VZVRib3>&q(YDUbFypxP4~v50r^mQXq`2Wgy}nJ=wYTTkb`b!;&{
zI`*0v+zQ$nH~}WoEf`9x6QZZyBHDw>wm}=6q`9FCP$rm3llrfM7<q3Y!el&PEnk1g
zN%GtY5fVKP$vYNeBfvA{)X;BRCXvzFuGxA~f3??GW<@Q7+$HgW44N}`=0oJLWd3b_
zAUe*_t2frXQ);V=<+xj=J$lBqLPlKyfj1;i)%4CDdymJ>*dBHtxH7P*lqN3)ZBOff
zjWql9lnp!RimpEum6O!79_K%~l^`=B3OrHsm>Qco4jiaDCo$n=<9?PdC)KXGZQ1TF
zufvN90^2?NkboYyktkF`{>zoK{g^txt6-m>qZfJGjwcR)htDr}`c%5}?a;#CYckg$
ze6S;-1JHNXx_Qv}&pV>6`8LI5^=B6#&~$%Z5O6is)&p=6cpb1H?EQ>wDz79c=QntX
zt)NLUBVj?TYjt=wW3kXb+JRs>t>(--vT}d0D)=yX$@et)_|fv;TsGkS$)^22$_@CK
zl_=mh*v|g%?gO(MaQ@?c8NK|L_q^kP`E5NmYvO+3K0Yi5ct1E!*m=ADjVJ%o+}zyp
z{Q9HN>vW3=@S8Kh<8@!n;SfmAtn|)(_s#hRsHUwixt`G9O)+#c#kvHlSMRX~*S3>T
z$t39HAn4a<AemUv6c~!{ClYp9sif}go3gm)Loi&+Z1))zRs`r2`4x5vxCy{-CCi}C
z-k|#34f5ua%e;Q3nzCHmEtYf1tI5f`^%i+3s6}0)C5$n4Ju2fp9@g})^NX0>zcP{}
z4u@e9^zS?O$_h_#K{r^T3Q;VadFUjFGmOmBr~3Z4onLIac6TOtpT4!vH5Gaw*@QTk
z|Cr49zT&B(mZXyJu=tZzN#f*a@R`6k<i*k}+y6uBXf^NM2rx?rTL9i1N)nPt2zPoV
zjHv6)-typzKn!SmdP-b|+J@pbilz`jli&XF9>3;7V#f_wZfAtiyC<qIiFjy^C)8^S
z|GkSpk5iXH?J%dvu38)fH`!$=LS1GRIqda6Sm#nV8PcKU=|wi#6Pt0I3Q;)-V@D05
z*h-@yNY-9peLTJ@odTrW^onG|=eT^H(x|IO9EcB31oA6|RYLWeym<be28R*~zUqoW
z@M|b3PTCF3XJ+%lw1##e@6`2^&#%8yY)!bwgSf|!kD+1w?A4yezml!|i#p0BydTi;
z`TnPCaJ!+Z7IBSW6gYlLd+;e9ZFDU{gj(t~;T}n~>FUrAh27Z2pVgDbr)0gC&@<CE
z8C110%gnhW9f6@k%u*MTlPQAP&}EJw8vU8|tv>0*?*=x-z@?Vf!F0@}tNsGxLEMGR
zNI<!f9yNQaNbxWURBY4}$I!=z!+}{}gCy(=zDHoJfbx|Rq(A1plI<dsOjk$kRxPPS
zcoRLPpvGq}?e;7A(C-fJLPlg^mV-;m8E?p+(Y?E$(xyOgXC4<N+|@KX)$|=KecuwE
z^8t5`7CrIx`RX`}U2%~Yi+*?9&ig$moTV(<6ru`zhf}6Hxd*?B88hLs)3+I_S<1Pq
zfX^<8@XLv4($8vb2rEYCo2oJWuzVt22k(E~0M&`3!DQL|SCr>kt=r5t7`xS~u|Kqh
zwArhff%P%1HUaG~tV6#rxes1~(XV6JMX&c)gGHZSISVx)ZvZ`C)RBzk@Bx#Ye;ub@
zq#Fxr=v_Dvvv>2hbgz4)4$;X2Vn2_<zZtS$jNcY>qITgnESWYaY@1YK1(NOM^XF<C
z(U;7^X!plLoYc#q$3y#kn0V7;C6~+g?O+YY0)+Upy+foGF#>5l*On5PuFL*{jJ_e{
z`hk(SS3;QiJ}omOyYG6AifnkaG_y7IAD3HvD3Dw&);lPk_H;pW-FKie(=eEE?9&H7
zYu7*PCkv03?B$!Yhb=3M{49%nul$#$2MdqWEU7Ajmk0(6z5wPWEBmd01vy72zo*{$
zf`&`Udtb391-z{0(O#hkO1<}c7fe8Y^kL@(6+x$e?A_<O^1A~0<=t*w7z;}D4}VLv
z=#5DTVQu2iKPz`)v608<g|PKIN&B}5<cyUsGji9FU6&H&9Of_c;-4xA#{5Hat4@p*
zu{+CqZ3&2x5pq_RRu>;{bm&-rYQ}X2Eg6=YEq(H(u$KV51ZkC&aGge1Jf|iZ?BNiy
zspE4VC+SrI>6)d1;QNg#Pn%_19drX6`nIFNrIr*%vdcnb2dbGtjF6PlD-rl@uM}Rq
z_PfbK!Z7v)SoR@3!J`{dz-S!1)coI=b{mZY=&%>-J#luqI{p8cMHs&X3bf7s^T6NY
zM~%%`iZ1O%$bYuD$iT9yU09}kx4+a%Vwk7B@b%gf9o4&G_a9G_o^$F{USzk@HDH6-
z4&vr9AN6=To_=j#ZgE#CF*PyqhLb)oJi?e1JnN!tk)96iY-R2x@);hbZBQSgat7GX
z;jOr7zqR4ooNS%O?Kv{BTb;Ceb$s_8Eq*682)%^W?F|{x<2%58Yzb!UQ{ND}&y)kA
zm$!?~C^5r2JShg3t(HmXEbt7FG6>yy$@IX^2l-uwZ5PE78fqteIM1MkJNyG^0FXt?
zFOR*uDG$?LCv<%E`&X~;*S+<b%|SCA5;kZOgOaO4&yV0k=E@r3T71jQyhc<#Cf!JX
zP?lib)+@S#ReLblCN6$*p=;_Gy<Sc`*~RGhX`S>x*u<LghvCm!;pN89t-FuNrnd9+
ze<DCRg@kmHarv+%8Xpd}GnMshGfk`GhNRx_K&3v|mGRVcsLmEkmSdGr<*T5h%a^cj
z`j&@LJCAxPn{WQ|pPqhZS?NLXcQNKJ-hy(^?AC?u_c4D&xGjHKb~jipT!A@QXuDBg
z+otxEi%adC;b>?KD?_o#jd|<cbD1No|HTrs7yq0GqA!x^Sw7rwsW=pPF&d*e@RoJW
z5&YSLW5jZmtC%R#XF>VAf8xV6AoQS$SMc}a#9K%&3flP^mH%z^c7w^C${XJ{sflOr
z6mR?+L&5i;-zMXNJ9MSX0Czfl3u<4n)%^S$VA4s+NUP5l;qsj;Zuj>xid_hm6?Inb
z+Qs+m)VXM4=6J{Exk{+IZr16Jxz_+Ph#B{<%XU<z(u#|>u+?jLQbotUhjp^wq3!~o
z59vkr@)(Aje`f27Z<*ss@AvK$dhl(s-A4@r7D4Ox*COlpBfs9z1xNc;==Up7wy<Bd
z4{QO8QuiXyIbW9oXK=m4V(rB2vD+lt&5YkT7y$kyd>{LL_L|@)M5U;$%cfuS1ExdQ
zNn$_fR`)u`y=Pzlp$YLqsA<DI)#xl>S^o4n4%4ph9w*kn@>S);!5Q(DbC{4<<?l$D
zDYvVCbk(x{cmeaqwdgl>Tf`mYQ{3sak((x4N77dNCb*S#NfC+pKL~9iCPEcV`kp&J
z_VNa4Z%zD=mkXTCq3jF(7*Ts-JDUO)lO%tRH&uplv7u6aI%@SYH!aNF)QwJ%>#v$S
z*T0I1HOqd@HMni&nvlo&TfM&W1&m9o+2`KLm11Spmwqhf-Bn8<F!=yIW7p>SipE+d
z9IBJfB?52PvUlmTc{J<wgP?Kpt1P#=b*P?QnK}Zc<R?pKU3W;#lo(-D^bjH(&Ljl(
z+L+?BT8`rN*HuyW{la|NHu`fJLPiIlWOe$=iG%rT{cT7rg@~8jnR8ohLV+Gra}511
zWuJH}w283<GLN2hT-fk?L=aZXI4`2p*0iAzeWprP7?2F>e{#I}g^VpEaqR*M<pwL-
z|HIyUhcy*#`=Z-|iiju(2neVM2na}*8bt&t0qHd$g7n@(3y6wH7mylyuL&KJP^3%m
zgc5pBAQ)O`A(y@PJ@1`;?>YCL^Y(f7ulvvXzO0os%NX-F=2)Z5!MQQAnRI9}{nO;z
zs~5sno-uQn*;$cr2tutZWQlRKSpGQjlxHw?DEW`KQ&-em8b)y3_+Rj1Y%5l7Yvp1=
zeH6~0i?o^3Bf3Bsv2U_sAFZvdN=d~v>|j^MeCt?I?M_FDK`D<$QxV#mO4_jRfQ7kH
zy;CN^Tb>t{FmNJz(cEYq4W+w|6n@sMB?CT;DoclM;g2GeYC^*6m<5MglmqiZoyr3R
zA}kDjrbtU;c8`7Pl>PBranny^oC_peI%1LuRa?sT^7EjZTbu5|a$HTKj692ZE&2yo
zpkIeF1i+4k@y75OMk5H{L-!X+J*u~pgMRN5DI`_|n0_C31SzAh!|gFEhtbrx&d&_&
z4s3in{h|tLR2m6o6;i4vq%);XB{>T>qHMi}#J8a|_Aug#m9JaX`L;Wv#EY>@aqCZ2
zU)EA?Q?^dXw})dA=2E>z7^iRjoU(HUcOqA~8}H6)^9s0BC>59~aeKtkxMv=HYGP$k
zFJUViL<fS5aH%Q7;HTQ7&PTg#I{_=j*8w|ed+AE1ejV540w<tsrx@AO`SUfZxxFw8
z8j#0<s_9W;vz%X>bgL?W3?O^?u2E|{pUu*k0Z8q}g7qgAMR07PkY^%f7s{RPzq}K;
zSiwyuhH?WAe=*7h?#!nj{b{UnhMYF0oKHHSt%>A~H-i|TS?4oFqXQdAQ*hOYQ9;3S
zd6OpP7#BOjmuwAx;5*0xZo&fm35?d{qu0a;|D`V+&c4GH*RR0?x)<`A1C|c0*I}vk
z1ZPraub&06f4<MGlCJ@&YIgbQzPH3V5^<2?m<Yt2lpGtwnGkDJSDF)0mikVK-@*WY
zCgU>z-s^Q<%`4z@xia5sxp~$T%QU^Wu(ApL@M(A-G_-40)7Sgxh%hIBMiG{dE$F(q
zZl6yfGpJTzD0K6p#VieL23lVtnKF3n5QN9tb?Jz9Me)~$3SFl;^zzh5f`zXK{vomZ
zo7qmB-b&GedVs+I4;Q&WkX1^1(*6KSZC9paSPLq1Fm{&e4h0wth5kvZjcfK>+DW$w
zkoMWgvgq3PAGlT1eHi$5hotKiXE`qh+j($c_<`(iJD+Dwk$ffpSe!{tT*lwwd@*FS
zM5)9bpP^zOIj8o#MDhN87WM|-TZeeJw#F-dr=EsGd({KyuU*OQjrpRtdIp`<mez#P
z8bUhrD6QjtAx*^Q-Us0=zmDGhhAzHNw+y|LBgyDI52pM3jk0Ab7|Z<Acw!O`{q#4e
zE(wJhYUbEP7n)--hB0<qcn;+2>9XN&{l<oc3~-6$<`Uu0D)XF;`tAB--L}1+P0;xX
zTPDWKR<|Jd7$5MsCLUo?F5ff=Qo0v>TyZ>=3fXtf;aiLKY+9g@LKeCwz~zh<!73WI
zses7>X^p}_3xr9?ew=C{O<0J>aSWb5Z(!2(`*o)s39qf)-uM@$`aa16Yz*hBcB_Il
z-JTG15pb-|V@rzExj4`fyH~Md_-k*^+5^XvvKJTbxO?;(Td*>apt|^D3g;){#9g3B
zkaf2)+7=4@{V_1}^p`h=%a_(#(r2B9D3ff&s^XY!zZSbA+qo}`+8ptU{TfQSo?boJ
zwr7<Eya|Eey&L~DWr&M(DvJ0O^edC9Vg%qWGry~c6W=>Y^V}QzgqMs?rsSFHtsUdq
zgY3CpRHoSMoT;dpxozUIZZVJc$}amL=jIrzuiD4Rw&PbnsMD}hKt!HSBlX_p*f>n{
zO9Nzg`nw$6{w!=BU%~s-BvU4`s+aIO1?HJ~xB0JpYngijTUMnNJg^saCcs@TRI_H2
z*9WSYjP~&iO|#Sbqs1fPsJfNecO(v?Qo1U+mZSpvlW;cp=7jbAOOjp{?HPNXZrt8d
z1PMdp=)}G_*BI>WXmccnIDJbWO;QUav%Cfl?HCb5%+)tl2*Cm2VH%x)11{2ilzOvf
zH*g?4Hj6TD6{&7-r`UQZQQPo1D?rZBHqS2Rg+dm~Q--o1rKwNVH%;~4Ry~JvDEW(Q
z2)NB)7GNTt<i{dRj8BXzUf{oLu`Z<<9JCKa?;Q0epdT46_CvJtz6%~2nWl(|Uq!3)
z)r{||N!f<6z8JsO;hFaEL8Ba#z*h>~NawpSK{eC28;5RFH#^7)R*=$)-b(P-^Cb@w
zm)W$FubNDaLaGB>fPv9m!nbgi&eGVf#HPaG%JFB?o{U=u6q-^4<F9i$zWP3Ir^M6~
zRF-GWZ80DbI{N<l8T&U*`LPs1l(Y2%-rMF9z*n=69!rdE$yJqUL@pp4d#FL{Z%N+l
z3ib>g{1{2|t{JUo_GgD_V>e?-8if_vp6FkLp`xNnGJy*&cMQOJX=-NqPVR`IBM5SN
zyIfLrP&Us0j`Pi)-_YTSJDf~Bh{~|OdYGbs(_Y=G`nSQ6uYF%L)Zkp2lDJ*JdjE#+
zY61~l6rfuiW}%9r3@c%1yPZ7sM*XB;SQ)jlHQ`Bn_blC<BC#<iqfV@$jmUWo5j)L5
z{x0QBaej9&<te<Hi4qku3j1#VohOTT<2fzhq&;QG4!vS;JiPF|d(cLWkq&1dcs7OS
ze4}NtamAkyRBz5Pc+cuf@{1tc+m$9)S9tPG6xp4sSX-}`{(5*P_QOwCv_kVVWB185
zN6}jEjdJN1{XU~D&F@&)Zg2C@JxCUF8oi-@FKk-N;~{vP!9eztVx+Y7>+NfvMd`?H
zW0E>uUDA@_4G{TJzmWo0@ozbunR{vJuu}BkLti3alcV^q;II`fnRhj1!LS?gNt}j)
zRns4m(&w`*kbe#`m(gUIo183dvOW~p)`r&0h>SfAW&wTFrqn}VL1jPo%2<xL$LXIs
zZ+%a`$zgx~E>3>W)M7pVw9hzRB_tqkFwi~ZTEVU)>2m&Y6YTxCz~IqErg=tAz-4!C
z3iDJ%g6rLmo|$Y~58wMIU|aM;uHO4)a%;GfKWlHnc)a<^Sov$c=DLSBtxJi!PJ(dm
zEDEFdiq2<mSqw!NC~C_^#-5;;+hvQF8xT}t_OJ^d)S&5mH<5q^U>9qXm^59B8PVAY
zABi}Gilpe$vV`da03AlyMXQ=0X=BzcL#Z{*2L79qxs}O>*(NRNV>HjW=N)C-(bP@H
zZ2{z5alte)QW|V<dj9KyD?9CWjJ)W$MU)Z9Y7r#9eTr~YG8Iie)k_T&H$BmANcf#*
z!$~Hk>MtQx+CEE8?__fmal`J@J0_MejCi5aiCqqpxbtv9+)Ms~!yBD$UnCDYkdivr
z8}4djB(`y?zB|DDd0EJupu$>1wl940Qs8cRqQ@R@Szguk*JSC&UG5o0&+}<9`o5Jp
zmV=*abmte}(3GXF^EaZ4sj$Y3>R;kjAoM_R;pp<O2F!L{byttAnONowi)|Zj_Z-t_
zCw=gxsqlyaEdC?8-1=iZb>Vz#fTNZvp~di`R>p$*&uVJ5)iAFCZTNz+1@XT7Y3R1Z
zL4VTAt()hMJkO4Y;t@QvGr#o7A*pFBhv_988uziM_rQC;o^KGq?aWBN`|tFhvmiPu
z?;>Ma_zSd?>kXGeEV0W7d4B^Q1|@EgrA(~7X4%0v$qtWH!A=Nm*%S+pQy*a7UM(qA
zMuWcbxf}FH(|tbd*Q4J_tn8DFc7ax?HiF~aC(19mjkBLw*>4ujDrKv2Y`aD(SyaL1
zQBe;m(t5Emm4vh3vISEcQ3rYbV))9uDv-qJbVqYhn5%>aOUih-dRr+jO#gX~tUyZS
zLRy-a>}SVAnwr~!_x6YHy5||sf0tOW=hGZoUfEBJ-^^gqesWWkcZu^=c)yPN&{isx
zwmx)}Ym5<;u1qjS^?24<HIO}waIRLn`+ftzY3>8G`Y`YNbgh1oU%EadE~U3=zVB-G
z$+b4A`Vtd27n6Ck(wKGVs>f5Xe|67f3~(PIbIr7*Hf4|WSvNpxyAm;lM_@qB>~rqs
zgY0wm_!CZ|=IUks_?UMl#PvAeOKv;2nu@f!XX8~*1z6+R?{AW;eLkYmvi7hWS5CFr
zQ&asTPcF}6@<c3>n}z<A9lmZ#CMeCqqvL`AwnXfgJgL6xrxEyfKcw}eBL~wobvTfN
ze*h@{hLc@=-w+(X#%X~xkvPhm^YRMQsq~!tpopw&qVHnp)Vz#ui?06p=DAYS+0yd$
zW>U0VK)2cK**2U#aP24!jySSDU+L;HbDNKIZvHdf<(psNcUFWtlW0B-6}%PTi$4K5
zlTMuhf!H*5*;ANczlrGHaK>?<8?kXOT|@5A8rXl`m<ZaBqB-9jY+4_%*lQ*Q3YthH
z>p_eXoyh=od(bKb9Yx&o?reS<);Y$7j1KcT$yRFe-%q5G+e2p@A4xc$56m|#Bs<F;
zr|6Ro8|%&v-sBAWA4?)680Lz%EwKW7n`hgA#?yF2x5$7$sg7(o$Z7_tA`hSjL=YLi
zqq4-=J@`D~R|k>QrZEp5{usD_cq{=B3+xvQ36TApu9~fWFiLG<vFdj%O>SXAlz<)9
zJdlexWk+&fN8rA#M?+Q#p+}EiA+h@{i$}5mA@Iz;r+aYoeNs54uVN~6ia<mZh($G)
zJeT$5mDr==rV9SE);mk*xKEudJYg!tmz8vK0J`3(s6<zm3sh^V2}OBHJAaEVQXb<1
zoL5Ze7X$Z2NLfxb$wC=((n4oP<wAJd$i21n*H&XS-IEpTb6&@rlww^C_Hnm@=gibm
z!q+=ZO|T+{PI1S>S&t50Py%12&2a^2mbyakahc4pdY4zHMSyV<2~Krs{=V={792}p
zhM&>$B<doaQ2|{*v^$&Z=n~Axcz0bEz5eKR2wmJ9!Ua(l9SPY~?LJy+vbXttEBPHn
z3nsG0$ZdMZ|5TsNY!VzlvvPVolkeA+=Ixa4+!xW$LabJV7>bj?6lkvNG<b4ZFU^Jz
zblQG%xRPlaOpnQWk@o}Byg9V>OPa##Xvl$FYCN2^f(Q$VTNg|@7ZTZMdN$|Nm_A=9
zh!W5Sbe=!=VY4_>UFq%HsO1PcmV~GxfEf&tYp08Hds|vaYt-t^pg=>F_{pyhjpU>y
z6;7Kz{+LF+E6w*euis(RC%3%_a374BZ4qyN5IEbnHE42CwKSx&etsFaHa3;t3+alN
z$r!fTSi<{6GNzdexc6@BvFp@f@Wx+GP3ER<%&-IDY|4PNIhPMhGxHOn!{c;&LAN)T
zm)A4q$MdWYu=9>}q=osAEP@|uU$=X+!eXsO_9W~GS<jBaq*m;$jq!;1y?0s)ox84)
zflo`z2>kOZ&8}lFLqe)_xoLnton20!CX+u`KRRK(VJMM5Sd6>i^`a-bNboGk`a+%E
zgGbFMSR1-RBcje1=A)yE{St07Twm*o0`{TA4L7b?#|ak!J$i8Jejup-UP~@;e}A<e
z=$jF^=a^_VmuMxcm1)S=yIrhrl;t6Cj}4Gs-Tg&4Ey;WJ=y<lXVTs;JI+-1EM$k;7
z8ysZ3F3@~7tTYH9S2OrF?6YDTJUK@V<Bf_iTqkUX#$i-;aXW~`v%Nr^ckT2F#yevN
zTT6H}*O4^$XHtl0+m4zx?>vP$xo3`X)orFuCJ_%0k>Z<JDYC!Vr{kU+*fV!`7*IVe
zB?Dwbw~fN2=KjvfnGc^?30>c5KJqy8_mvQ&YMGyR;NOjLvsq9RWf&)kk=mH~Qh3OD
zPAY$D_)IWYcit{t+4-K)TnNX<ncrax9ld@|?*zd=o_M=?x=)uI&I6G6tvGpHW`&E{
zS1ko3?k(j8WOb=w`FG4R&%=;C)wtCiDiB6Gw!M+#L}jvnUXPg}ouvzihh(|x=c%Xf
zs1NU_c4-ATYdzsuj9A9OfBOQakNDstoyYOk=|+;nu|=!Zs$5<Hxj#;JBE%wEJC0xF
z5>C?4rwIlo=Fq5ZA443K9>5RRJ8|27KLgdBH>BBc?=fAx5{}ub))pL43OjK&c#L{h
zfOsxv&!TMgWN+5qUyhSF#5F1pN@ngnt$hM}!bEK?N&rDhYim`jN48!nefHjav9flp
z6F0&buFqREP<U`99u^=fRqY+b#<jo|>65O73jfn!^OB0UJL@&_`^fB_X?`|#{p=%M
z!mY1CD_>?$>_+~~aoBczxQ9I0%$wxje(&%0M5cKAv75e#Vu**>*9roKcbso!YHXwu
zeq8KZ)7^=N-fEZJk{_7r4=Y9zO-J%=4qscNQ_7SKru%hPmUScGqRbn20qN{)lr^O|
zCiD)f>`BwaTX6sI9>W{ivigGP$9R(2gIm_0O`5EKd4=RVtCT&L#jSfFW~E6ezqK(r
zyTXPGGiW*q7Fqb+4?e-<5IZ2qjn0l?A$sf_4{e8yg=9I`s?PL;@w3>3<f-RR3!iYf
zPx4RZxYp72s{aY7EkYi3PE`5llGJh~s#IC+g0xQ*m0Ue3gvDh_BVQ#J<7Kn>^p<6{
zY)HQ|YP{5;@-IqOBoAU)M4QIz$Csh4i|?lTn9Zsx?`x5O_7vrXqQJJJb6)c^=A^>0
z7Kqwj-MWW@Ms3{D4|Yz*CU3#<MyhKK_&CiKpBM&o#yZjtQO4)?CE_dBU@#7&9#I?j
zVsga3Fst_N!KINeY4VOVIaUKkb)d=X?!G_bU`w^gYvVGRjUz=vcB-1YhSGIrSIk%+
z&&rUTn6PS+VO9IfXom&|c8x4HQ_u7mu6h8YJZR0u?$>tjV}NjHgxOlNnE!0)&hgx$
zf%t<9x4^o<bA)-nuKmhcgVAbP2dh;G&X-Z~^lY)syfEDe&n!f0+K95!<GyA{IR{QD
zR91U>7m{nhImtPCu*OjA#Bz7-;0H5g;r@7nd4slJT@l$yZXGbs90-+*FI*pw(Ux|=
z(|8C{vhXUuYtUqLw-GbFzhA=lspg7y;7=-&5ag$isel{Q_}k~^E!oC_9x*p8T@iK8
zuJ7Z6em5bp@^f4#1?;Y9ACCL3Bh~aRkD}UI#<VSLtYhRrN}`hFY~;r*ny<0WI{ZI3
z*RGRp&G?r`T0UBQU)u0#;8TARie25nin`xmMUKf%D|bfGt~X57;}tNMt>E}2F?#Z2
zn8+)cVPC>8*>XPV#rQI~O0F()HmQD=&`QyGyI!^K-k3_tcK%nVzELG#37xm;sj}Of
z5Ydfz79mx~yJ)S9!Stt*)o$<ZStg1pso<WaR0yyZk{C~7W+XN<*^ap?&0)seAFm*z
zzv4n@B_aT^y|Xs*#E;?P?6SQBk(L50>9hXv4zCR(`ms!X0tNu*{F+w=I6p7(@1^5l
zF7DVY7I0v}+GPuCQPLIW3uG^Uo{=eK2{psK^=chh%LsXI5!re8hy!WvTemlMWqEd~
z!)g9Oq#C|ZI*gBxwg0tXG9Y{L_preH?G1~(#8F`<XsGB@3S+kJ9v5Ph9$KM`I&JK5
z^X<+ACa<bwNNqEjnK43R%?gf}a)#f2q~fMOp#8ZQsnpkA&m>tat_@xJ{FxeaNl^*<
z#Goe06F4*Jm)+oPe7lZhINDKpyJIX+z<=rM446W~8=O`y<?nA-y0MN_n3jDw^|?ZG
z=p!m3dF)ZgJ>qFI176yEY)Xjz+i_6<fGl!+R`>Z=s#Z8fXPKnC`IQq}PDeMzM$s$W
z>JRv%Oni>1n@hx#1780*hz@)jNVM3I-a!M%E6G*SjmHge(qOZH8;0c~ViFxd4orV;
z=50fUL&)899MQ6({!49vsm-UXM9f~s90^|l(Dz==7~F_yZt7q1a$D0Fvq#t=uhqrn
zaI2fR)okJrS;med<MjUSTeM`7wS)A|=TPIF^u~N*1K>My{=FG9#&fhPY8oTPXtr-(
zH|zUhB_$lZBIt7-iUJ>`AEnV*17_XL{~&&ClS(09&Z~E{W-Ph3{MW5?SNClVc{jQ_
zk!<5h_G^1Spsj7#wj8WP%aa}()c_Nb3t0GsM6+gm-!BeFE!!U~^XbeAPu(IA8K7D<
zqXlu}O~STu!#*|LXJ?}tU1%?q`YqS9Pq5$m7JVgk%L%q|t>hXW>g;%d+U_swSMyaJ
zcQdCIw8xpJ?^GA9>}klx%V-SMC`%gj^F>>`8yt07jhA4!oaXb~pNe&ajx^afRqwdX
z^j`vj*^BCWzM696-HaE&Iacm@S2-@7aEix<1gH+KUUok!KUT|R0m!aj6Y&jYVH3}x
zcP0CGTo;9Ozr$_H{oMC!@b9~Il65kGIFC%3n}5qRExn!G)}H{sKV@e3oJK74L;`yp
z!R$3FEOOBLlIAC02g!ITAhKl!6!-=*bF`(^++jVhS^b402r(u*Pmn+G^B4q=?Iz;d
zqE4@FPIGdY5B3A~bB7__mt?;lo8g!uVOJ82Yhwa=9h`TL>JPzEuir+A0TY|Ig(ux@
zN8i}h1Eb8W+5Bg56Ej>VHQpv42V9`HAerNi!meuUN^A~R(vsNPIA>dF+Y^IHk6G>R
z_oq9eX^vlJx{q*CK+&qS4LMUhG47T#cVZxXQ{49Xmxh-I{P>wz^FcJ`()59n+BaFQ
zbQqtOB4$7AT~uNSeU-2{a(TWMDSu&^i#&(MnxkX(mM$Mr$TklLV~+907Qt-9ST%PG
zDgt(s(5KdT;l||B>9R}f9Rww67;079C_5<UcE+lX)I!=N)*G61gG;FkG+4TwwNIiX
zOthZWZ7TQ{55<NiM|w1(sEZRs(Mx$&cB%Xiwvy|rix24mE?;$VrAfN!+ERr-v&Gq_
z^XPh&6CZdoaC_mC0^b<_l(o)}bKA&t>gBxI%i(n2S(U(1tzxYErnTq7icD;p*;P>>
zFrQul$un{;OGRxUL*7EeVfwD_anv8o_ms5|Xm5D!^jh|D@(mQ(ueUg+p*gV>=6|W@
zE{NipEu>|J-Rv1V`|>hNv6?y;Rr~gPPfEKL^{e+TgAK!}rtGuk1i8dim&akLMeLjz
zQrE6qFJFxj@W1C^ll`PoAaj1*7$Pc}jeb!!f-3-nkam!~P{FMUmq(Mq6%G-%NNRl8
zy8^H$0bnKhsC+S@>Xz~;uN6gH=fRY$=&7ix1=TD5S_f4Z<5ZxQ0&{8krHknQ{Ti2#
zR8&r?xZT&0lN`RMr^r|6KRm3ej~}hWqSh}wfcE1Sy&F9`j`wa7!oT?d-LoEm+orTi
zW%$*HrUa##NwUR3SVbz^w%`iOCvMUlq&flS&DfJm?u{&B*jbSW$wQ!(?NY~7^<}&*
z(CIGtj_ckM`YBuYT<?H}vwYf88Zg&dB3Y7nSZmdeR^6b%(fZ1Es?i{7v&Q!g`%_0V
zXoCfkzY(&rY`Ly=g){20KiXAd2H1`S9bJ#FlnKhcUm1XUF8eZMvO#ErB})XJwkezY
z%2N}QFFB7mzVYp=%yz983ZRbT=VXiC$DUW-JBg|(6?ZarG3RxIXOSX8<v}J=vi|M<
zeTr6NY@yYXTkfc*EYj?Ht#A~7D{o`|M(KO;N+)ftKCIZBcx!67HP5{rCx~OIYZzW&
zmV)|=J^XM`<z|*fgxwGC>tah%hsbbE1`VW@7~bd=RS7_0g8A{??`BktItoT2c5&nN
zFn#k1r3^{MYY_wWpS!0Z9Fp4!XB8Mz*(~*q(}+-po_oC64ARVX)2(CAqPA@Db8NVW
z!*Or(SeW*lXIq!Q1kIi54P7xWM8AJYe9}YVtK)7XQxf6~Ow<=DaN^VMOvu*sal00R
zGB)LIB(vHio{8P4E>oEPU}_}_Qu>}f^YP8x&jQq)tBa*msD7Z=E5{;3sU{_-q}Av9
zi2mX<C;vG8*DvO~A4c>Yg|^{0vK(J4-K9W(7&j*@XvuP`y6#Xw-$9d5#vxR!BaLnN
zJ0DE%A5R;zQZvexqH4n=(l}SC%Chl-y;*hp4M`K@ntq%$q1)KoH@UVX=0byJ<MglX
zh%zEobw6WDaUAQcvjq$ysB3D~lh+TwGWXZSMJ76ff{dH;Wzn_1@h#PJ8xu)Y;cY&2
zNv*?;6Dv+PBLbJ4J#)UhjF~`c(%n<o*}xQ3j1u(Qb=NM>ZnQyUl+WvsEBwau?9~py
zJbF)!F47&;H+;j>z(p9~q+1X`Zkh>PuOagyk2KB?v(e2*pQG2Dn`Oy#Xp?I4q5pXS
zIMSr1Jk7+d731r%BBD<*s@E@EGigu;dx^#2Pyz?KI%S!D(*ri-Q8Cd!v1fl^m_tGK
zK;PX&GjarC51!84y<Pt&N7|{GlupGZz}6)8T%VoV%opfGAkZDFdStYKTK21_+pX$>
z1FXDg#CRKlaOL{x3FcrDa5C)QvVXpzginraY|d=PRPCqUldXP5;Ae80DmB9OoXq6{
z*VxnbAFV~RZirYgk~<r=JxP_dF3@{|Q`O><&s{<DXSnLLda7+DCH9PW&_Zx`Lpo(H
zw=~aw2OO%~)Ni~q;OsDg?CP&rhU`s)BkkdN@20_<Y-2FsW8hS=W2JS-p3O%W5>4B~
z^B(X!9Ccs4z&lD0^7bygzI%`5%7L*5iH$K}o~LVe*T~75uNO1zNnLYhQjc-g%wPpU
zHxgcS6Q6bvj>3FMHyo}XeCm{guxZBCM?Y46+BN%5n;}1O-P+n4zYTqtIC8ABd!|?y
z05<!4#CA7Fz{}PDLGt(84<=*4qkOG|E9P&W<>Wxfc67XJ0X-w|rg;0gs`YA=vl502
zpFn}<iR|*^4($*h2Hx^;W0=3z-ap{-^lWNPSAcN44IxBV2xOC4e;|TQS2CJb_W)le
z`X9R`p&5mdAwk)O09Kr=Cd?fd(zRrNNxtmp7nO%dd_53Da_Mn&TX-qQu6wU{cAvwE
z&R8f$^Xi?+*vr=EYuNFLWSf#N11__n_}x1KYP=hEjHo-kOK%DJ`*y2x@}eZ6$7((L
z%uiw>nh$GBqc;`hvF;Y%+M>vDrmOp}QLcg1SGVhn50j?W%wo6@ik2OQEH8$61&R7h
zrH{ou-~wL>xJrfYG5$lT`cBUueC&>Bs$3%3h$YhRTU_iI9ac?GL(ehUYGZhUUe$5y
zP(hN&Tzts{9Q<-#1PN!pLKIZ%$+q!{u928aL>Ty}#45m@LbY7B5e@-9R_oNLfU?z(
zw;3nyM|TKvi}AC$!n?ocm)>vHqH_3cI2&d^xfQy8UY^G}gqj+?nG+nJ;4Hc`x7Y1G
z&gNdR*WD_ts)#up-lrtSK9G<VevV9ktZ=}u(*b=ZT4_1;Tr>{(Np5UZjq!`~E?x`1
zd)1gt`CB+bAc`M2yjZcstzG(ywyM4gI-`z}Mm<=H3KtN5@j-EUTfv==?pb90PuRQ)
z&$Fob0?QBH6UVqB#p<Zw>Il@6$*-K<xv!Uigk`2L%HVcE_P3(qrP`PBfcXZIKi3h%
zPrRAyn_qm*Gv~Tys(O;7sH-OcYtCjlL?rHhDVz1yHF$yI)iCo-sIko9<=)&{jDpu7
z&$<uqbe8Zt3+EX;7!Su?is>5}Hs<Kw^1hf_A20XtRY%=%TNA0vmv21$^p}5qsfPb*
ztuxy;R){aP3i*}11b7x;Uj1TXBHpORC1a`yTS}d*xi$C0!OqHU0{^}?)yB0{CJ$j=
zf*ms9F=W1URZ4RKyPgZO1E@^=0KXPIg6(|kJaeMmIW{`~@ge=#fmQ;Nw>i(B7icEe
zgE)3J{LUV>4CWpUZ-zEMb~|nw{Fo9s6!?7GS1q`k86O=25`>4b^8f*9xB3^g8e~YT
z#E?WoQm$K2{vfv2tYC*7q4ruNS#9TJ@FD=v0<d|SS1~|?;`5cy(}SAyr_NSgls{2h
z4cIo~ES0i|-`|#=k{CSi1@eJ9qLJpFk5t&j6#4R%=$F$1CQLQs=@l<Zga?PR$l4x<
zNTSNac3B#-gBjNN*^30ncULdGnzGAOP%X?`dr&VpxDixu^-AC1egFQpOcj~F>>0@a
zg{eW7r^WQQvs|j$ioCYq<`Gb8VkWy+A|$w{pQI}9<Hz?#+GmJ7Jf<q>$>_o8Yw?%_
z$o>9yc4ehLQ|YJbm~0_t_8RF2Eduy7Z0U(FwFmkw(4~diQxGF57$K^6yN8Q6+WLJx
zM5Bavk!qlE>NQEyJ+cc8w$*tgJgTw)<P>UD0esK??f53fSxkr4ebOMZUMN_(KXUAA
z3Vfxz+FP-pdF$+LiQRkP%5<(}!Kw3gD>HQ(3#~f3`Pm<%fKAwg3DDp&gUCqq3Gh8=
zxk&Y^EAZY`{IO_OI0drXMc`ayIwBTT`xMC4ig!0Qi2P`#trTUtoe2<2EN~TjRVYo@
zBvCgQ*;Q4_BVj4i-KaK$@WvENRx&o68olE#@$B1ldlLdDFj2R@Td@1yxb`#hOuKUt
zIpw5iN(o`%26AE7-d!0Dvrm!VEe3Y%Kc%fNJndC~p<j34sQVii6sY|6L`Y$6mB5hs
z`ZHdu<W5J(UDmNUoo=2__C>$#ls)_0P&|w>B#KiL4St~O=(QzfC%tQ}2%73*+Del9
zcBWc=x%_;FcAt@i?s{{RmQ8OmwKYVfj3aVwqXYfRQMB_7=+q`9*{jXFuVc%_76a^k
zxuIGi=oP9|%nS|BFtQSplg+UKC($e&r>uv#jk_v1(xtde9=TWfM#XX2GOn4r+X;ee
zOI?WoHYik!<zPn3&rm{EB+J{Pq}WY?#_~oOS0&-*YdWT!(=Wbr^_0kS#nJpunzXGE
zHSpYc-WPStC~xt1#V`HxfA!txH=q6TApBhIY%3)@pzDDP!1=n-w3v=wYZRf{ehG!5
z3gg#FyjqtS7EOBvdscF&8I5SuI-D1#&2YCJ%*)jz<dU`0z(tqFZ(E2z4`^lr|IrJy
zt9oHWHGLohtR@xgHOU=+?Ou7-knU$pWp`KN4eZ5z#NeZw0_h?W?Sr?5xQVH{4fXuY
z(SXp@XWv4=*VAQX{8iGJ#gqV0g>*^XY1*aRURj#zgkebaiy8@h-!`okXY~S+ju^m*
zhg!|by*<f;(yb^Sgbr_eHl(8S;PtJ!RTF9hw`?f;c}%5c=$+~DdjW-I#nmwwTqWgU
z@GH^vs29_J8iLt;R7MHr>tq{U`uy3ji?rfkwv;@L1#K>gr6_#HwinHZd&jjeXO%*}
zWILIc98y}W-CYLQM5KFTr@7n$T{(R0LIvv5OlXs)8r`{$ie3b*SwGrpc(`q3Llu)L
zq!-x4gl-GMcv<vaw}P0lpFEMyF|Z7iqVSrJ@va(Gkzpg1XdGM5+f<LQ?AwHp2#*P>
z_*GIM-B+6XENNj4LSm(qPOQ4(Q<SeWY;-~GvMxG<k*X7n&9k28epTT}Mc%AVnnrOw
zYNq0>vp>O3P3rw)YEFIFAP;vvntM{YomAt$3m!{w_q<u=l3wH<frZ_^M~FE&R_ZS?
zrEhnnop<es2;mSEL)$Hv7mQt-lkWe0ZUP%j6<$jmyZWZeSw=Ycd_l|N3+R=Q8@q1A
zZMo^q$mp-)M0E|K?)<3&VGhwcEF|LndiuZybPn=u%VXKsg<-B3&NH2Kn8*coa~hco
z5L;-rrayjD`=fEQ<)!Nj;knI{h{KP;jD6~ZktVkIlU-DZnOn=EwxsrN8l}@5Ci^(I
zHTS^XPePiLA4AHV-n$UtroL|EKmA6ptmMtDr**p-U#HDbteq<D_>=6fxxqD|EB&x-
z1dSYNRPY$_1-yS2#|nnvsQ^NAB-m(kO`sCKw3UV}DPT<_@VG}%X74vK{kR(~r(Iv|
zvJ?n{4C}IIOoVue$c}riosw5V7-tVFNMtu`5qru^z){CBc}Ep|-ouIt<lOeHeonrZ
zp_@MT7?3GGyg3nVmM88*sDT09B-4y#_xd#EeU67}^vRij@&y|{lJlH>(23(*sMDK!
zW+%V386g2H9A*J)hth$kV&sE$fLZ-cL9+|tXnl-}(8NbJOFvnBdvriWUR|yWG+(j~
zJc6;4k7A^E&id^omf3cA#6}OvX<D6BQ-{fm=Cjg%O*ZM?tx4-p{bnO@z2*zAt+Tyl
zX}d(Hl38j0lj`KafXdXUlVvyytL$?rx$}0qoE)m;zxq97D>}D}*J%0%HIh`7245^A
z+H&w#Lrjz%0QKg_Fkr-S*tDgbQ`{A)sz`?st^)OVXV1CqX@$MzccMAVaMZRqnyb<G
zu?lUhUlAZj+~=VEtfBv)NsFl%D0kdFBYZJqGhLXgZ`%snhS{*5u=D;zz))iz_qMi%
zCm8C3<|5c8`#g0*T$xT+VSj%cb5X$;KE_3pLRk~)=9g!>E&y2y<#u8baCF$z%?`du
zLCkHeyfUrY?c8+X3`^TQX!!OdB03|miMhK*xehvln^qv^2u4K~87@H*GrP<RAo>lt
z(6!It8hbhkh8@%xSEmfv+uXuUL`vo!%;ptEYK0$uFcW{~o!rT|#0+?l($cnie3E+~
zz-}YtBp_{h&C0!H?tR}af6=kMU|0r|3mU-6#=@R-5H>ia8w2OMK)8?IbWQ!70s7jN
zx`^qP*_K)m8j6aoPrtshsfImCMh&o0_9a09_Z?X3Ekr|!oP$);o*@;@9$9OQ{adV3
zm8W(7cG%mi>x@b}C!B+~wvcZ&y{;>o{j%iTm&FvPL?pnxObpC+g04sfu-|7*Lx;G7
z*;dn8ayh>HrGJZJTwbo5otW|K|46sC(DEhN6g(74!~AOTlUDyA(KAhI+}@YlSIJMQ
zvBJge(R>s;&sllAZjyT<{Mk1GE{ZRE^rB>8O{lcW1L=Hg+s?J+<(!=B(SfU@bis3`
zHQlAOKX0#GUz@#)b*%}_XC3;2>q}xnC@(WnHqJZhzG*0?{<tJnm!|fBs_nS9hDHQ(
zU1cV8T7moWEDRXCtssIaG8*?1UaXDFlt^Dr7*wBh_2k0|vqgoh9w5rHiJ7Law^2)b
z3%g!!?`Ukcq%8bR9o^Du>G=QrX*;Q?u#<Lm%(lI7Alg2W&cf~LjdzgBaRReFN`yb)
zy^y6vz@QRu5TidoQ*ofh1N}fH;&!36Tt1qgAq-%n8$1}U@r48~V$ar_I_S`9ZinJ&
zK$K$|LLQM5y4bD_Mm)Rgj3T-hgDJa<5gMl;Ys8t;!D~Z5LJjtH=z433*>mi*s>iMI
zH?vFd_Fw54ODfc$gK~TBK*n+|<5By`4@~>D{a%&oN4J_dyaL~+G2lRbW{$5ySg_9R
ztXLMBlC>FcJ!p*rVs70e*_SdqSj?n&(CftPrs=)t_AlN#Wx{NL4+}rmn;eG22}-J=
z%dd{xpCs!=akjaY3PVDo7<U}sv@El#=@@B?IxGuy6fDK$CUXIEsVc*fyay_g9jZxB
z%u}BRDCY}I{ctF>8W^+q+=uVDS@%KhO!Ge0f!Cx~95@`GPvHFI1khQEjw@?4b2I+l
zoSU{3EJe)QnXf@^QF^sLz-B*IN-1Zq16{>~;F~GARM_6ez@JvZ@8&MSpO?gOQ$xyh
z^T7J|D5p|beIu3ns{;xu%>~NCkN~3p!vmpVgIM7m*x^J+yYg=vs-JfHLK~+gVQ)`z
zrolxT8Xdk2U`=xwv3Kw|O$i2PZo<R#rj?I*6QO|@#T<$)IQ--?e1{#~qKv0$)d=Y$
zULTf$kMY9mJ(-0#rmgvpJ0nT8yg1|yY80MZ*<g;gx8P^2*WoWJW8DCrj3Fe01nu#l
zt^E600Qy6gGw~auQR;i4qlrr3G!P~e=v9%|lJb%cbC{SsbULl4_hw8xhAE9VC7^5q
zOKf==5}lhY+QBz)h*)a(dm*uO=r9ra#N75eVnmM?iC4(Owf9m=`%MyA`1zWFw=q_I
zhhHs_ysb&U%TOCpq??Nig#>?q$8tcR!0z}5`)|2CXtj}Kk&u9zj#V#btjQ16ty!e|
zaLAYx_PMpS=WVO}%aGUyGTAz>gvK0*bst<JQ~HO*Mv8soy~G0Edv!IkR|nr)*5D>w
zVU&H-C}|%Cwnu*q?|^CT)~qb!^UHVxsL-RQClh7Q!u0d}O4YudJcIk)O=9y@!>pwn
zrm*|hidA*EyklI*(1FML4~WGIENRif*i^P_eLoMRR;}0eKdpPN5!Gnx_58e3^C--i
z736hwxnqewm})lWgNuXLp%GfZSkME3lQCvdxAVkaktm>p<p@T|*{ff~9by{gFpF~g
z;a5WTGp7&&o&hpSdvzu+h#Y0bl}((=dU>yr-P`OFHM~-h<KxfBPW~_X7aKQz`?c|X
zbB{TWuQT11)(7lJ=KH<ZqHMFwiZ|`G9_H)Et=I;`YfJYh%DR1nD`*;Xy{k8-{McU1
zP@SlelenTcZODuEJ5)CpUrW0&vK<Oeo)>S@nX&I5c4p{fKJ!sH8XDeuU0|eJ^2=yD
zdyGq?7-&k$Uhiu>zS4Yv{nC6i<-YFB_B;_Uy*E&h;j@BFY_K`cMxRe@cSW<yoX<%B
zAYJW)XG?%m)20=xHzk8RW0I!510WNqjr1n3%<*py!GQko^R}+}vmi!CoMdk*iI~Ci
z)TEY767)GKvNk=Pj@fBgs)=rQ+`ZVbh^bYr<Cb4WsB`t8^N7*W=4gc);63^t_N!D#
zjE5XM`_yUmsg%o0iTL|T&jmN+)>A7gU;-lN3twP>2|X&meaX!6#ms5Tu>*&9P??iL
zA#{<hNn-eLfjd_i498#B-2kf&+{n^PblOALL3XTuF0SPQtL;3U$4X8`8ezaO`9`eC
z?!si;w7Lq3VYaXAp3yv)#Joda{~F~Z)NJewxZ~o$5y2hE(IQ(U3X(W&NwtF-fE3*~
zqV>?YM?7wrhf>ZJnY)l2+{_N$Oh~k5g`3!Bn`^V>GG@yqS0M@AmM@5(^>j-LX+9Yx
z?wm;6#<E4%`ODxFZF&ex8(UOjvj-X;d*Jx>x?=zBs`S>#GCtMK2gPG%d<gdT_OCcj
zGv2mBmZ&#$=t!(7h10nh9V}zWE-NYT_9T700|Y7~m0@x<21BznPB%|Jmxs2mN*zkE
zZfD$Q2k&unnKtS{b;dYUb5P`B&l=_0IHmP*-p*<3B|n;aY55hn`^Ov0pZl25T*$Wv
zx~s>86?(IChmN8&z%Y54VdBx0QY2D*SWrJte7LT~6}oXvxj?aB_rh35`aG?0DgbW&
zUULWvOc;isd*vou#m#kZcohChuX8YJnJu7i6}~i|I$J6Css{Qp<NXcV7ZR)1Fp19(
z#A9EeY_|;sope_lu=F)siBK$konM3ZxK+Y)69WY3zJ+DizArT<dJzwQP`tdl3B1jy
z7o&9!WDtz(0B^ulq3rUYuJ{LwH6g|}!To~hwVw+ZFWQB6z5qH0cIRV1^Qo4mRZg2d
zdas&YrartHpWMt%eXT{A(%j1RrFid=bcO`I^7^W<5z~*{t7L;-DpYF|pUKm&a@)?w
z+rbuRtutAUie8F1{+`yBte>wu{e%6{Z)sr@9Ioaih8BzTdL2)$-g)_#OaIfwh9=0J
zTt4Nt!m;{}K=Si!7(QDTWQ{l5Jm&6Y7-Wx1D0MdcJdp7x16uYuUHb#yUSX8}K#BEP
zgI4y6&(q#S8*%cgr0_@F&9Npai3$Q>?yF{GeEpPIY-z(TGkQdUPq0Jhsutag(~EOW
zVJ|A-Kf|FQj&7Ck@dm7biBC~&h7r7D0qAHJU#9<yoT3*$`zmYq*E>E_%_z$XX6F*@
z8E?YQpJC9TsAiBS>#sz(;4>gE4WssC$1uO>S|f6*=bKfLi2+`((XLZ<6k5E>$fzow
z*x@bApr`TMM25JpsAEg;?R-*)JyI;q5st3jgPZ8%y1?Q@jOVOcd2!!3p?C_YG&<0{
zd09N8<uJopE?Uw3doe>&X_)iD(;4N{#w!CP>uvq~5nYT_NtL5P{eJk^n25--`(k!z
z0;a{J%S`scLxhan`COw8r9_jS|MBK@&pJq8Cw^D3jO)r3FuH@95?>n>Z~jFNrDKJ#
zl-WK@EG?~xY0+@{b>g7Q_OC~f_-e6oEy2ulvuAd!ICLWYuI=G9%c?__X%{B~YFods
zLl7z4@Wtp$<N9xA5nSrWk`djm5-T)2h%-l*3!UK%E!aOtZeHe62zSO~kEHZ}SXQ<2
zycOnnJ@~uy+Ah>N4*M+bsE50fuK;9$)x-FCl9!kt9`sjE@GdSPTxgw{N3nA0c%j|i
z)@!TH&*p2B7f2V!J;&ZptN5Ye>2I!R!J!O&W`!#Eh$Y{Yt_i-!Dp!dEh=YRK3w@;x
zBP1F=ThggcTLwE6qtPzs&&r*Gj`N70O~G={>Rm5acXt{(>8MwCD=Isg$QjoHy&4J(
z+h2=Zsfzc}>Ec@-mtX_@WpZN<JZQ`V**k{+w3i0Xc$!t^@hIxmrI_6sCv-@9Mt7LW
zm;yv_>6%r~9A2LH?)G86Vj*gt4U0E3<Qmr=1J|3a@KZ^KjykN)^$FF=ZI<IyI(4r+
z8>ArpFC4Yv3iUo?#S5d*Mgdc2WpiAc0P+)dN(ce!ug%v~8fvFjH~?34vr^4OlFiG!
zb8N<s#gP7|dGmV};umRB^SHWKtm36Nnk3hIsCylJ6#34MDrAOtc@}q-?bSm?B~<&7
z>x1Z0CwnVc)wYp#eFD5gt{0@0q-PW3S-7j8s*tM-O<48A_Zrt0BlUl-&E(?c9X_;v
z2D+{q`tIfb)=8@&r(t=3T@o(Q^x~i-^}bBNfqbu+J|dQWDZYw@O+SE%stj?KgS`<`
za@TpXp11j1qBET0gk8Bt#{Ljo?KDmZXEC%c$C*TR+_6!3kBn)j&ObOHOzZJ$-;Gw{
zThisBr%u!;PXAECeMjm2GDU5(Tic$ATLL{%_7-n+3$vh3M@jTCHGTK0ZnD{Hs=AL$
z`-8!%<FKaR)lzd?iQoGL<`v7d>$50=D|B&%^l%kZk&8o7e`yqpp%dLc%aS=(>Bpdu
zaW?o|$J>yXd{@1u_t9F7VMYW+Rh=}moL=XaeafjNaC^;CB(3f`dSllyu_<Y+@L;uA
zj!VDG*etu&(1NPzODSGIzMXLpRI(g7t+PJAv1=>@`A|D4RH4_PnS(uJ1~qMu)GgdM
zBgw(&oyQ8LniUhdW&gXex%6MS$5%7}A6}gigq*B{#z{2x9V}wSf4x&@d4iRbzZk*e
zzm4Fc=^DceW-I=c*=KrcW{!G%bA_6o0T-G2^rQOF@h}Oyzl}YP?O%(}X@y_WBYeLV
zK^-W~<6Qkw>H#1BFMIY+P%B3CFaz86i0T^;?@--33qN?NfHQnL{;^fZ-Pv(%{XB63
z<}7PZg|2#cU9in-q$N^m*qE#Ql(4TyKhYz#d0oLd(@4Ef>EDpm|CaoI`IjJmp7Qll
zJzYP-wI5|h9Jp8SbFS9XTp+Dx*RY|*rR?Y5+OnhEKd;vdQ%_>|l7EB~uvlcosvCjj
zjln9kk1y=>IJ!wv*a3gtgw{pT-DG|3PZs{b$F%>01^<8d^JO>%c3alKVa;6EvotsA
zNn}s%kB>QT9zyi4UfiD?^U~^4!M+`N>T}aj-012E$ERObR9kYX@|507A8r;}hW_QU
z>Qy=9liIA9r$+p!JduP>J!31JnqY%yFmiXSa_!xeddi-K?f<lg{o8c;7iLY02F*D;
zOczUdba=R7-l+?h(B41s9shbea-_TBHA~b7j(_x1{O@M@4^EATKQ0AXgQgTX?K~cD
z**(UEy|FLNd(4@0BlpRW?3_Yp*`~r|N{wjCuk8QP9rB;+=ARkj|9$uW9PLZ>-wzt%
zK$XL*XNrsuWiLB<apO-w=#y9#4Gv$CdN%vE>=vQ>Wi~R0RpEy<ZQgQume*1X1;t
z^)Gtv|BE-RyyGgiDU4)E_q?R+NithAEa8c%{Tt*pl?tl_>Xp}8SJh_ODWFs8ddAAa
zvH>7|WsCy-CbLbYSe3&=_SnC|{lAbP$+R0JGo~W-pE17gB5Uuxm$vP-%6j*o?BHF<
zuUf&07@L|WV(C8(EDr4udK&YY4#icRQ7=iCtw}(VZDL+2A-A2mD)Hk*3>kHgRXip+
z;-8#|D9^jTw}OQ*E>?pFL1Gj}#B0(BE6Jn_IrN_#{y$Q*I{D=+jhI6|am<cSIll{D
z!WoL-9TEFg_y2Hb*605>?yx*|!B>etfkys*g88oY`$~}LRj*sQF*xMzGnhROgZzJZ
zTltC3c2-wp@rG<L?lwd;d{J6L`K8%sD?FZWUmoIqDcvFTdN%1^|s(5MvZp8UD-
znA`s%b^q5g`QLqN^KN1D+NiVXu1lHj=%y<_>zWw<kmO8v%Aiu#sKw~cRpEd4)&J0g
zAl@L~Q{r|*kzI>o_FvJ{G>z#H8-qHzhVlzd_<iist@1LivyI2%=ZP~wo%h@EPuw+N
zF@dokwoMWQ=WI?^C998r%KwzVBmz(P%w+gq45t6Uy5nbfvG+$x?|!KT6GM^lLm~+o
zC!kS(SEKPpqP4NuM~(@tcuvi$%yb*bnu>jvbfkeu7e8?&%H07NH%{juSvJli?lvGP
z2vTxFcs^@;{I?#H8J=R|KOAJ=+vBpoYV`D%*ND7>Uhsbs1}wZor;*hCPNTv(qs#fj
z&Y|=)5LuS-ToyC&=@_GbX1g0>cpBgkEV{Zbm=MDEq{vz;D_z0(DX@`r+8`koRC%Z}
zk&e@Y<{C(YCKZki?gcSlJ~-U5x05#X<Fp_2T-DGjO@kfovDm+T&Jsj@=S7V?+kbD$
zoc5nX`u~SXmFK@aPUgy6Ob)EE!irfZR2hlf6=7kx?`zf;UX8wN?niIUp;EP6#S)`h
z>{CkWOVQD9luRbhA|-K-@5^M^^DaG$b^7u5HY5WZ&;5H1%K+CC6#jF#{s)xWfG-rJ
zYClRG-+Th@y*@itk@(y98#tDq!(7%?UIkr1fd?i3adq?`n*KW`-}49UzNYJKs~NGI
zo3fY5s2F%=R~j@Gd2=NIKFrBG0-p`N2(uA@K6$h4L0@8GD{5l<fkj=~&^Z~21-?bv
z1y!dL#JznEQpBH`Iy1KUj+PmfFBQ9wqz!wt==04L=s`8R_N}PKw{|`6Rq)6DlqlRS
zSIpY|e|!25!0NyBFGDexS3_cdhTuvSd<ZZiJm!_;FthSRs;+^%fXLmy6D3nC^Xy&h
zZn>N3mF3kAuv~ek{HlWe6LW@ta!Ho2QXqvNy9jd}WHSFVlS<=$7r^zwCrOW5<v2qu
zb>imlI_eAc{*s<EQoQto#T(v<WEr9cPVKGmg+BgQ4vXCFZF8IU1uN$5*EV46+O*EC
z`(O#5Hg9-jegYQsS(Cd&cOyrB|CG7=GLw#?)#GL(PH?mvth&OSr`>y|H2Pa2uQgv&
zXZN32%2H+z)v9jF2Buo!S0ev%+1Mbn1w}8)RfB7b%;OgOUl7)z@MV4EJd?z|pMC$z
zO1AMdXt%1jr>**?ne{m+a7f|O8CL?(eYo(ak5AGBQmZFWU&DxEuHE0!c6QagEc<5$
zS(|M_#Vp;-`FwTXb8Q|H=o9353un?L<z{vFuVeyV5;Su6(iXw>Bj-GT^xuO2z8EGy
zTz;?&wf!U2{LI#c9+htAaw(Q$XyCG@RPf9}sK+j+{>95LFPj_Pl+DoKv)+Akf%fX1
zN*;*Zu@v%eOm=+uV?ezrm|hwT3+6NS(Jf;B#s_zA%g>K#p0~`eVStOxd$_&bM5ciP
zhr6FbjSiod)e!w3m8I6bY~tDW^gH*bn#?nJ1C^hXomYOOUHNw=JiKx_#6xb(G5f8q
zYakEBDm*-(Q|q_v(VVYHneMvL9wQohU!XIt;v^AnI)c7BFX4W|<AU^^yVkiL0kHli
z@x0AV4>fPdX7Bw%KWCt3O|Z1wvi^>SVk<HcZuH~nKQQEnY*1mb%Br`Iff&lFdSLZX
zZK5yq>W%8?mj~KaJ%ruz;n)epgBj(V^4z})BPsP?T$}>bTD$=SZJv*6wKu92e{q%Y
zP-_`+&nT;uTZUikUJmJ>^eeFCA7sXdVZ^)?NT+bL;PmZLm`)5X82xbW$89dpfZiH|
z2-#?XC=osQuW!}k#e6dde~PP;f?lF1ze060o$z&)%n(oLQ&W7BE*q@Y#(fm5*w5cg
zk$BP09;_~}@mo}X^YnjX?=7S2SdMmK$zo=<EM{hAW@ct)W@ct)w3wNhnHel*wj|5C
za*}s_ImyX=lbi3S_gcO7?CI&5uIhTKpQ@QXt$lObYAdiV=ETj!*Yx4p<15o~6|oe(
zj5Sp<7|)mAl7i9nemTb6WL^QV1ogB^#_pp^3MnIXHC)P=#Nb~kK&FBRN}s96^i|7E
z;6<H0#R0ADI$?f-lh!T^rPWe%X`znYYLxOib&i(`v}!INiRnsid%~NsyM1?8OeveD
zkO#wdr}>q#GLoAbbMs15gOgR4#alz}zv_4rTu|vrK`k^U?Nao~;VZ|$iPKq%s6<P5
zdfw3kQ-b9p@ZysK*>Fgd&E}itDU6-_e9xPXbMfm<$(DV>pK!VrTfdq;mS>phjzm2>
z5p}i%n!k-@1#u6ZHxowjzl^CX6mT~lhtD+Q2mc3Xeie{`N+=Y=<Nd#sP;}r<Vo^*8
z_$iA(c9W<1GYuS8rI;C8Q$piTMXkkTm4kMH+c(&yG`dlEQx(5c5BDP3scbCykwi)a
z(>&f4f2W5Z^{5qrO1QE40L!)|p&BYna$YPhWpOHs1|Kht?@dvZ!HfQnm<{hENWPQe
zO{7h=0Ujz}t{3pBkG%2M31@7hr%R1teoBAdS8&%#Qt|1@N>!+{e~X3w$sGBY`CAtX
z(lLm*qU<sLdweKj^8P^{aVz{#bp(x8j@D-#W>o5oK49QA&0NzmoWT~tF2ek>#Qg)k
zug*$x^>+*witX$-m||)FDR2A7Nx~Au&o)ThdcCVpkQlEf2t@fb+f`W)DnQoh!+`$_
zn!&3Z*7K6RecU>wu^S&*Rv=-bJXDrko|&|2$McqM^{#t&Rx@cb%f{v!h3w=tZFBxy
zwNxuFGVHFbrA}QzVpTl1qG+M;z5QUdx;ZTQXaM=|x|5C&ny%JzSl9mLYg!=iKT7mZ
zG_42GuinRAtl_6cPztp$w4Wr@HyTZKt||$wQ$FZ_H8}sC=yl}q%8C{C9s0L*vq?EI
z^!GXBh{`5Pzy7=<c7~~SW$$DpjSp-Nq4>yN@ma^B_2Zbi*AkR*#eX{Hzf*QD7w}Yt
zJGVild{84IEsh^FWTwJ{=a9NmVT3*v-r>K*=RfJ{FIeGq_@p<um$Z+P@NruXr#iFg
zmO&m>J`l=aRFqBoi}GX@#)o7~48(w+9>5i~7d6<rJXiZt$V)1JL?#9yFRCT&AMEn?
zv5PFVYi6w`{Ff?*Hx25!1kLf0FPGG-1fCGd1p<MD;eIbvMmfn>l?Z+Q+wj*Ife3SS
z9=5i88nq}{4!Zp%GB#z;O<@35O#Z(mKX2zJmF}jk#EW!loUex2qp~CsdC$&`Rn3}D
zG3ezDmox-<PZ3$#2;K7(vgAIhm}T4s)(xL&q_mxS?yyvfR(miy->rZc))OoIrPR)b
zsvUQIO(&;YH_-N&lm|cJ5df=^^SpN(fx6WnlIMqLdIjRN_bOOP^M?lsNu4TcHOEQA
z?9Rt$^P{&3G0~OL(S!onn%`TF*<B*pJ7FcpdG4Pi_OUS|*c&z|P%{jEgi}fieqe0I
zBt?*eVbA0Y-3Hd#n1M36&2i5Zt;F$VW#&Y>+V938ZmJ_cx_X!&B>0O4`o%(=p+MT{
z!d|uPr5{SM(^8>kvNwm_{a`&uIbd>%^UB>s-a!I~tN0ZQd&@P7&~nN1MBrA8NiO-r
z&xIL0rHda|%Epq^BP%TZ*zeDVxHgxQ${+uyIEjUEU({DmV3{8ppJ}zddT%#3;xHUq
zzkT+&8dJ=GetUw=(`ih7%1&!!R%<Mq_!}n%^vkPeify4v_>z8+qtr`(k6?8C-azCC
z6x2pg*UgAXxXi^;qsl>YVSUuMsL)hpaM$@zc$UkEy-ghRg@bmMZ|ecMaeuwgVxlH%
zVSbKE^6pr5sVN~ZM17<=ul%-vwOwDEhu&SAPM|yQ-rH6nPd#;2F||VS4P&#lMoPZ}
zKQ_4M5ytxiHuS-NfekbAN`3FNNrloNG<LX!lGEm$M|a(&(7Ivock=ubX0nN3WP{^=
ztoTV|L&PMNQ(^kXx6Vq<dRQ!Cv{jJPaddPYlfGwIig(OGs;!2hiN|cE7w0Wua^o9Y
zkCeu|Ihf9}yl)o?uDeh1wAUM8LzG(doEzK|Fe!pkyXgc1?Ukvy$ES;7y)iy&6N5r7
z!^u_B6$4{NmoO^XTaOCkuhiS$76_Ro)k`iSv}6E7e&%H>TBQxOy(RPK9$xR&Mt0nL
zm-bWWSH~1bV)Gz7xpI+*^W57C6&47OX9P3FaWokoyT<!@casPdK%JRzoWe9Z>-jib
ztX^=isFSWCM71hZR|Mvrz*dQU8@p^}s4{cOofb!DUp!&58&0DAxqZS!mePH9Wt71%
zs9D9TQYDKTe8a`g(SW~{<iXy;X5ws3;S+p5Q$|VlNF||<ja*w)XU$=@3E1UnzQM<&
zT3IS^rDi4FE|W9ILS7a5{$q>et~CoSbN2GUD%X?79M?*Ns1eHQR*>8C{L*J$Imn`l
zmTQu#>sjInr7Z+b68VL>`(r5;|0$b<fX%kLpSV_adNyH)4DLU61cu#@;JCLurL7VK
zhHXe<(7s?^G6g|5ie06w9d6c6`D^kpT+h;8yHq;dFl$ygtbZdmc*Q=Z%1LiCcnSfd
zUm&*n&TQ5odS~1<D<qmz2VfOXf6ZQ3BDLg~e2brEk&xnKx!szmk$(OW&P0JYBJ6H0
zhNCG@lzy&G?XYBY?Czt6kl2&J7gzpp{po_V#ZQ-0N+WZP<S3Q8(=FZjO@<A1M+yhu
z;{}!CmbklT%hf%U^E<aMj?=$Gp*b6w7M$$-jJ(PC+5lp5vh>CH_=??$V>Ip7$eB&6
zKE7yNS#nrAL*1PwXfz2i>t*WW4HyC>D(Pzo^L6f_%S?gTyWPfk1*Vg$SuFMaSL<k)
zNUcB-!D$eKDUOaxoGxz$-^yb1xYVwm*qfx{m2FA-<%XB^2L0jQ4#E>SboB>YYn-((
zSSg)-*@XTy9Lu%y+p1>nlJuaGbN?ykfl~H$4*E?<A)>jr@8(XX!YUwMHt-zs-1Osz
zx!4DiEd8DZWQ_9S)7sj`GuQWyau(dd7CemXD?QoWyzM+lQnr#dDclFCJDuIR$j5X_
z(XU42c<u!@3lx0PAkthxO=F8t=`dQlZJV+Y64Ro%G*B>JoQIc&hlrLfkl)W%+-0w&
z;a8R*f;4L*nX}7OvOq&_T!poR>1}E1Mmi`hQlL$~Z6;-ze>kT5wm>_OAJWyrLeC!E
zvIr*=v!x6Xo$g;bp0)xG*jEh;9j2AWP}Dwu(foWdQ~P~g<Rzy;;cQjjw1i$RxdP(e
zyI|e|S=bJS{$9c0=qX0VS!;ei>*tm_rOy=$+AxR1dAW{LCB2u5NwRm5JleFTnK_A6
z2FJnLx2g~0BRQ#-S9YOUpV*vsPHJ-=Gh8ctQx9j(lafb6f4TZvjemgBa+LFJ_%=t>
zjfrZa>#jSX<6ytu<=oqAdR-%QsLUL~mh&so!pn1m*x95-WgPQge*7}WEK{z%p(;8Y
zvTo>2H`&IM?`Nl1a7q!9L3utS{7!X_i{Um?TkTuS5EQ5tf3;Cf=ia?|q7=af+mAWi
zd`=ns-o&z9x#>A#S)+Jt$~<Y`;$V60sGvd#@epq&l=n&mQ*6`Ote}Zv78JR(|0*gQ
z{JS#{;Tmbg-FhkI8O4|wQX1Wx5ivB^(v4Crwobq)q~ooFfBe$OpbX^L-0+Z-k8y?d
zhEzm*au~DK1zAO^fhT0Cl(8CT^(ge3o?SV=q1m=mF1GBl8YmWySk+=S#mLf@Mb;O}
z<aA!ts&W~ak5|b|^$DmEY;F*&5q2vobEJw_QB5(9t*qKcJgZ`V$|9Y)d8M`(%+5q{
z$$y75x_ldhMB=cFw}4;QGn#U?)0$>Ot5X=?l5uv|(sVE^mtyY}BIWrNx$t^`Lwi+n
zjn)2?k4($Q0X1HJaWHKr@_1KiPb!_g-OxK<MFTyo6HX!cpS#SszCFrl$8V~jz(1fD
z^70`CtR6jw!t*OxF{@aa43Kh;XI==`hxROjo09Sz*o&nq#LXiv7eT7`oanyDoPST5
zYV}Du8)@rEC?h^)p?V|0jm_r0YMvW!PhwkM$LdHj(%1SckFhM~1>+fZgwSXpT-uGB
zg{A2Zuf8P7(g_R4gnr8j7X^z6#@2KW|5q_hgM4la-g22!bKOXq&hku?^H+UEx!AFr
zk0-VnZ)iwH547e{PS`yihp&p1{A%#`$8N$$$Av98ag5a5rAoWL*cUNkGgn^WG#mI`
zj0KgYSFA6*-gM)7Yq_OKXS$n^pt6(IqYY|^8Nw2A)J|27&c)}vE=%lVp_O;g*V=nl
zGEsJaZiy!9tk9y|aIvQ<P@bxXshTJ{TDt(975&xeLSou`M{~7i+I{vZV0BeY<s>e@
zJQ>4WX*tkSSvinLEfn;~|0K(9MM!(U%1l1-5?+VbX}H{Mp1el>31daNc)yCzxx7JD
zWMSTE#Q7ckZ!GbTw{HHN{r+>fXbIuBC1aeM&J5&KTG}^rr6|a5%y^y}UsaOZ$)h?g
zZ`B-W)sD!dkUMLPYMo%ju#{2z^kB8OCQIk4tRSFCDE#jQ6aQTZ@V{KcFZv_vYygI~
z?QFZcOzM86Wies-q$byn7JG~L|E86HS9`yY`$OjIx3d2$EdKY_bp75e0Y(DeFN^Mr
zWDW<(KMTUnztQ8>7I1%zuFcuz@9F{_L#-D<*1{_hcm=O*FM9j^r-&~A;3r^kcwF9p
z+K|oU-FB3+lR{aS)hw=mvv$fpD>2|&9^WGR=VO2G`BN4CR?Ba-{403<wvFGm@!K|j
zqu@6Rexu+w3Vx&DHwu2E;5Q0>qu@6Rexu+w3Vx&DHwu2E;5Q0>qu@6Rexu-@P#^(O
z2*3C8u`)-0$i8@9jKJ!T^Kv_zB!gInvTlsV+P0WhuHcQ+)IOqRc%9~Xr!lJSRcVvP
zOim*_C<a~7pL(F&vJybRQ~;m=-~h9M>{9I13X4Gi007+|g$4i_z|h{z*~s33#@5A3
z$KJ@m#@^7#UdNeEhnB`r&r$CWyQ!@V4FLh*KN|k=v%hx>2Yz$^q(Dk49YG^OMLsn#
ztx%&xJIBy)xMy$g^mMOa3vmnW03%OIIvqtLE;U6XE=IMt7kEleO+`9FLoOy2Mk7i!
zMmZu%B|bq0db-T3TxkZQl9Q<;o0goG04bl4nh+2Rum%rpA6)65mkr3jGCjMDLK<wD
z&XiJ~1GONh3GhcL7w4odLO*(0^ilp(DIE<g|4d4u@J`4+T6kZRJ7f{tM{Ip0OHdAU
zlx6}(6)e+vdu6J`u6927;VY5QxDd?C#Lzdv8eng|GlgT*AR)^`UMa~yy2VWfc;;Gy
zm7gTBcgL$wj0il=mB4IW9)@LLumc$7;|Nv<Q)T3l;}w&OsGya}0Cl_}r^a^GnR4nm
z_U~WkzKm5PmVf^TL3g3y3_t+^0ERyb@&9!=9qbKgr1UI|jLj^K{!BhASt*M^T6ivw
zZhXowr~a!RcwiY$>%Nuo6%sak#`RiXbyUTn_I$1e7T1#bVH2K=4?9^ny(I;a#X<eP
z!R_f%WYcbb%1O0E19=MP``(el_lOoXfK3sxZz4DMnKxJtz0{V1u)xv5YsBAmPp<7P
z3aycPTgLbh`3@u+UZ>@4j=N{#YNklv!W}SC(T@E2`yzaahY-5jJSafpmUS=P%Umpq
zO<5CZ#7j^Ej?xmwrX$I`oVdzP3yTAM4CMn;nb1!ti<{B3x`(~~dZ?pUw}GqBb(#`%
zX6u+vApfN^0O_P|%zTN2Wq^5%na1@y;0)s^x@$No&N47sX*~y(yoqOz1GGPyk%K!t
zOBfIUKqdqL0OkLx-M@zrwdtSfxKmlmW{nq~Yq?v0K@*n<kBCe0f{4rymCTA<GW|2T
zS_Btt`C7ZF3(Uc`i}9Nu1ZmhpS!e);v9ZZkhuhhXXfb&&a@V$3RB^%X<h?m#R2Q&_
zVFDyhMnJAl$CF=Jcs)KJ`ZzSz`I}6zw=E$>$#S<5YU?E8#mS!2x@DGa5X%>Cu1M-D
z5;@nmfYTqIsGE_)yQZKfG`8Lv9Niv%ce&2q@1KtD)}AkLSwkmLp;P6iZ3k<_NgCOq
z75BGI3W0WLHZV@$fhz=+aapBeF6{hz!OXDJ6<PxC04It98sXwllTGEV>?Nhy<_STX
zc|)DL79f*=ZeyS6`!l_DKgr8kXGBm609mB92*EXsF>{j(=wX}G-tvtq4*4Sz_CZYb
zfw3!kLbhvC1|hHkcp{?GBn;#hB~(l^kRXMQ6_1Cny%Dy=)4jN7Fe-Sqh$%#L>09Sr
zVmO*fM@==aLKGkZmblz$DjnEE>bNVh6s$?F-|Nkw2m^W&bYK?D!M2X?hB;+GbKweV
z2jHx{m=_t<G31eU@4Lw&W%+|H^c8{y>9az-77NwIA*rlU%@$s;HAJr$azJRfdBT3j
z0O)8dsca|Pc+Q<Sb932+aZLBMhHL4v9v*h$${U9)WsPHmzE|a$=If_>kMsZ85e!zW
z7LGB=zPxmClN{2RtOn|Eh{R<Y+(_LyP{CE2woTB0Z8b$2|kld+Vw#eSMHY(Wto5
zg=WlcZXh%T{sF^%DNWt;%t~$Rp#xY~UwUD_gYxT&>3#tiIvTmLSkRR)$Hi50K(j3N
z^3syoE)iV){Q#a_V4bTKt$k3j&SYFu4)6+9=tS!Ztrl?93cJEgE5%C)fzcQPex87d
zSkf4y_82ev28#Y;MT0AzWSucsJ08rmTLmLSDjK~5;lhyad7V@>Cs!rM0X?#O*g=|h
z0Xf9Svxir+uF_@W`B+pIhcyRe*v0F<mxd^>6d~@~7IzVj;x<BE-wcG95MPm6;7sIP
zIX*}C#d?n;m!j9ewAB_b2Nu<!B2jlhVCYC!*_0HJ3tD{%DfHK-Vht?dEMapd-3wBL
zi$w$GK^Y;n^)rKXJmTVytOhpswOcg?|5|774o#ZV$Ml*sMz?GX#80%y{7QCfN*=Bn
zM-VltEcz7iI@8^Ieu-2mKTt9eijVC>_qpF0c{7I3Hjq3|;Pq{@ho%?jk1&TiP}vp#
zm?>I6%6|xRgFl1${@&bj9~d&{UA%+1f;`Fwy@PxN$~76t*ogy~3I8GmO5)KFS`qOP
zT2UeDi4m#YZoO!4B_mBMAp?(0FA)<J0}ax^fJGWN+CMn^RVD9yk`H%O0tNuU^dGq+
z9S0*zV@D$gN9sTAaFpV@`8qGWS5ue%sr)rjZ3456HD0e>&kQ49lh~I}`UTjl5`>j2
zTF?9=-7dn(HumP`Kk`@8*i5F<w5r$H9|H6+hgt<&6zJ4hlf+H5uFA>p&Q|dupo7;$
z8MD;9t_;&42oN1j&v*Tt<WKr%<Oh4%53_I~y|UCv<iVQJzbdi`ZI_H7%8jOh|J*rb
zcD)VR=d<N`#@^VxABN-Bq@<zgNC<Ut!=#^hCqVRp`wr)w?GF%P=Xg28o=a^Vj2o3+
za3Y>r4$pBd!co{#7aNMwfuAHg#>}=mbrMLSH1Gzk?uhExV6CtaKnsqME}8*sR3iAL
zO2N2q1cYQI$te{;uW+r`qDmjk5aao9Z*diqYfW;DQJyf|LNWzwuM%oPc7SeGGhY)8
z6sV`XhP058ZwQ`~K*U$Tv^fwb=Mu<g#^>4wtc%<e+Kh9OfTqDsK<ty12A1IlVkqv^
zt{Wq)aDulFE#_=<xNpmO7?%0kmZWM#yqk^0rFC#O$<JI$F_p!5(U~C!2o<da&XGnh
zgegV#AVQLdFx&(^e>vbnM<LpDKQP_Pc36TsFRL$SqofmRkR-Uhf*B~Git+Ouz(HZ>
zlC5~jRWPlF5=?DdcOwuf8Y?NZ*LIk+W2wxAbj#w1Kc>Py9_n7a#o2Do%T`fvbU+nm
zgVwLC=Pg1^F<OcB8=l=|?=QD{>7y}~oj+`{h<)I!9$IE$_*hnML8cp<<|N`P3&edc
zFfl3&XTIDjbW~`bYz){d=Q|;2QX;N)<@&8T;W!f9WP37$bVUg{Fcwssc384oq+?@o
zcvYy`it#SgI3Gi>jpi1Yp@!{SA=vhUbV)tXk(8O@12G6qu8SeikHGSM)AmimPa#bt
zgS3X+jLcP;*o_uiS=a*2G#QmL+kB4&xEibe@fJ+#vX#IR#SME=kXku~6*ZL$O;zdF
zL8#@3KUp?iP(gH?`DaSuBJo;VLAKYUa%j=)q@TvEa0+b3QyQfAX6l$(UijKcH`aaf
z1=DFqUhv4Zb8gAVV7bXPWYUff#I0(f&e|ovdZs?II8@s_mpydAUD5o}YmmJM;Dvm6
zjKPn>@DFHoFf*~%v(&M1a{LD_{r^?`|HP)JB&Q`N!lr4cc0c$u#h>!&^jyC(?Rm^9
z0=Dj4dMXAIltOYk5->c#1|sxt$QmF5TtI;}IR(`eve1j17St*{Xr=Ql|KNF)7+4G=
zKjbX=f0XrKaq2NXSbtjhpxs8U!9u$WY;vnYC^cE8OJW%8Trsjj-+1^-YC1aV?I-V{
z;02W#*+N4S|HUG-CgwI?tcvp*)-o@``&!6)f(kEO)}I7B<GKkKrumH7>ad=!F03!a
zYrb!s7qT1GrBDt?Ld6qZMefIvdC8xBO-yAunX-fA_{Z$ueG<<keiAj+!u@e@?S|@7
zAU-(t=tm*_Uk3MoXV&A^0krU(^*VY&pT!9?J&15h1=J-Pa5)q^@%T;k7daCd&4~uO
zU8Hgwl!$Pa7}_})#`lK>1@jEyMStRETMZ&9H}r@QuM75e>ce+g8pXZ|5!ek!Zh4st
zH~?S>>*e+}#zxL9KHx#^g^8TJuvDG(X+9ndkR3vO#_O_eZ|w{T+s>63Ouh#v{ko@k
zyQ{&QX^o<1D24^Fz`pITfI1vZ>8jAUcKpJ-7DLW)CXkg;(b}OPj`qQ=6_8^l9+)bG
zenwc_%x2U*oDbAPl|Z=<@E|m2#LQN2z<PK9SFV4_B=?~Z(;MpmMThh2+KeVyVKjq|
z^D*61<MP#m%#cAD>+r7r@#&8$Zo_dFi};w$x<1G??Z2VoU-bI#;PWpCwuH>bM8>_Z
zL+3BS541Zgu&6ES$4dwa9@3W=-&i|rsN})2rbRN@eKqkChZZDS8P3YO@8*4X(G2@&
zScWLM`}0Ht8MeyWgJpJepSBJ5afBSjx(nR@^5+l^v|=U-1iy~4sop*pMq6)oMW(aQ
zD5d=!#9IH&W!)<KE~L#5g*Vz$F1Y;bLyvn~Hz(xHhu7T$_~<5ko~lhA>jQ83cAvGe
zw+3e(ZV2r`Q$R>)Gv^jv-=YNdPFU6bZKDC89UoWvIXv*x@Cshr^e-wZV4ymMPNuMV
zU?n89@vz3+qUx!+VvVD8Y~M5kkT=lrmYxME6k$gM4ilgqUi=_Lg;uSo>!4vK4EKhx
zXUH>NOQD0DG6%=dh!ilO#ACrpSfS7yOIsk@Go=E55o{Dx4>A22d7`ts$PwWDx|6zs
z#W2LoF?6qCseCZcR*4USZSo~Q8}ly&8|@jQ1QDo2<xW!(#sPBMbCHdpJ+mooAeSQY
zQw!0+FM{nhbq92Ih~X|8Is(d5?_^SDRM%8Q>a&+MgI?*M+z==M200ju_;WJWkbvZ}
zQ43$(<m6$$RkS_co-ASd6VE5#EED!1mmm%<v&Q6(^=m+NDc*LV4ZZe*{k7~BBe;cZ
zQA}d@j^^F`-O_haA)RWy05jO(SmtbtGv@E(6d9wG0SNWsA`P|+6))AP(C^t}8y9L)
z;#+cFRUZsHvwdxIl_Sxpt1`Qf^vDZ|rU~!7ow3q^>ZYoG$7B5t$rplM*5<Ch(6AuM
z0&a#zaRL$Q=@-M!RIw>xw^p;jfu!+GEdqlLBTF1S3yf1>+%!)q1STA@mQ0))%oHOq
zom@)uKb1a#5gAK-608fEisw%<>!|RfZ6O~&S0lSqO*I^Xb(Rj#zB4zop(Qsw6m5#?
zT`{_oR^zH9IbcSXk1&#|R!Pbn)E;LU;lzhAhKMF+@>scTBA>tDZEg&IBN9}YZg>_;
zFG9=LsjI{P9QF>#8PZSc$;s0VE$~96kn7yT{Cy~$8<)6GU9#nYxNsY5gOgiR8PB}y
zOFZPu@eX|S?Zn}V142xZyI)5xh-^S45KC$?ugeamu_xaQK;#6zfM{0ItAS`M<kLBv
za&#-R1N_J0xDDF`G$r_9C~R~2mO)M|uCQ;-lP_QMfl%zS@Ma4SXu`czD+=C-z#nCa
z6r0wy;5uQwf&K_~d>W)4$&bmS{iFOpfc;Nd>%T>_O^T0*4hN1>l8^sFw8j5~XlMNs
z(JoPk;HUg>O|>6Ho9#b#P5(RDwqB=&_KNQIAE(7lVK!^-G6KRhJb}+;`R4za=bNYQ
zh`-PTEj9%r^zK!-zmZ9;8jGfYKfTLV*x|gt00$}tZ-lrjEM&U7pu}$Bp`&EioldR4
zU1o-luVYfhRDPL7rJyGm2^+=5StCvEg|1#UqBGoqq?lKNbSAjB!xBs`Cq4T_)+VTQ
zD;22M{krah2|MKVZf$?I?dY)|g7-JN&7y`#`#*HMpArxdwcvUq&xu!Q1Dfw+(UbXP
zRu#ae9qnIq8$RNLZWoERS<&}p%|n=!#hzg_98(_KY7tL^>A}l0<}uTaDf@A%>U=~2
zXr8@Q75(Vo1hcT(3@B{i4Rq)&rcO=5a4cE$QNUq)nDa)#u4kVa;N=311MIV~paH7;
z@?+<|lL^?yd<KNg+eGyCY`YT);Cb5Ac-Ny>ZcPAWDs4RpVzwa_%eS%%h}2{h#67y^
z#C$Cft6s*5I@So{wS4>r!zg7-ULiC((M-m&*?VEQLL(oq#72b7_>kGBwoC|bZ!H7N
zkR*vWCF+AeVwkFn{>e-$KGJ;$H1)NrFEmnTeK?#R(jmDIB9v~)7z97=8&eFQHGzl1
zL}<|<UXEp+@Vdtrwq1It5d0T`%$G=pVzRH3jq!rIN5Y#PPvomHSL?FF<)mvLoCEev
z^lU*TY`_SC*>KO!v8HQRiP>ovZK2fEOJh-nBU@z`MH(gv&SG(%W<=svzs%_qm#ANu
z5KxS%BD(+q{>a1r5O=o^Vt_m(eD$2QD@y!9SjM5*I6BFk0*Y@GaHVR65h`Bgvf^xd
zYI^0-RL$oFgX^J_3xOuKWf}A9rY7}DY}RS<$_f@TSHLU+tQ`_fY>|vfb_7x^oTH1_
zH`(>?_Rfkmc23UFTOAcF++HxNahcX;u#im$rqWHwlr3|q%hBL)VpE9Q^3MBZusWtK
z;=4Xb-X?kg&IZ7Z=G*A;nG)BJ)|^4Dq4aC?&0dLJR66nGqXIx0+oa%=oOU)~p@?7m
zaL<lNeFDP4h<Lt}N^x&;(hQkLWUX%-ix1v4@ML*7MKo9Ld%5}m{?UnyRIqfR00RI>
zq5=Tme85uQM$g`m#@$WdhRU6Vik_CnR?ps%R>#)N+JV~D>QA${L8<H39~n5_oQ&$4
zAK9P*y<y0qo)YRv;O3qPGN`?bwc?V2auTl(TF_Hd(IK_SWZ?C~^$aG?%Uzx8-PMiT
z<yL7n;d$1c7sqR5s@8QKuGpt?u0C#+76;aHh7k|NsxS}w1=~>#5$iF7&MAk3(^1M^
z<fvDBd){VmXO0}>59O;TnwT%5Kd5QOW`l~cxlP^TDjx;3HukSQtV+Aj!|9oHZne@b
zo7~b%_T;<RwrnzB9)?%4IJutO+nTm0Lta)|ma1tdS!Iw?(AOr=8O=8D812IHqM|a0
zrGUMyi}w%(G8AglavC1U1KiddzFFy~POiKhnR#vz3wMiQWtQBydF1NXPtAYta7)DF
z-&H^v<Ds>(YU7ec>STl3uV*gM4YmaNjG5CoaLi<(JEGjf$ZdgVl!2#__d}z2{DEd^
zrB)A{fPa$uQ)T^oa_7;Bb556+Atm`&4Tu6mpg^Q6wl{7r!6fg}n$x+Xcmz5AQ27Nq
zKH1)Y(4VMo{kfL48ihD5c#FAv)*+?YiCwU#1N{15D`E}B4iKQsit369B`~XNAibj@
z1`)U8p2_8%qY*~qn+jT1*rv#ni5J*^_C|fBNUGM{Y-~SW_Qq3bmwzR1D<Lg36vEnI
zDMM%%eZ>rNw91u!E0u%~^WmNC!%tUfF60+@1i~aI$!|5}ihK7Bh731_#lSlCl~EVa
z5WE{%k%a@m<WUI8e~?A{wb5RTx9VPpLT+=1KUrs_PQ82@9$cKhaM_ptC=0hxVcA=E
zsDxmsu?ud*VX31dZ|D6L*3$|srFA8+N?3<hk~t7^-vZ%FG!;zpIe5~biazzD`X^#6
z{-B%ntHL#QthiBcSv~#7iP4)bf2HyadF53&a;b@&yun3(!tpX(BL!gQoEI{u?{r33
zA6u6qr?IBuXFwU#*Qx3%QfBVDcVgHHPbt!1O{Ay^Lu76~U+r`wZfW;%Mt_Jo0ckAw
zW8lO-r8I@Vgz4A#&LaVv3n_?WvUUK`-JBbXQviji;N}Gb0by_XhOWT8^74kD;T8u2
zy?^fd>0r(}Grc>`L-IxOwTC;T+FKF^?3RscP)2%R?&7tFr@81cvD<4WXI<XYp3`>v
zpd3eeoGBV-<mmPQPAC|Y=F3YDcS^Mne<co3Zq7PB0Na=EN4KDXi`?OdJOH2Cs2~NI
z02q9OzFhH&P63)8-@pbY0s-yh4s*~FT)}<5cLno~-S-Rls1}R{gLUr!LSXaxRSUli
zcWevS>>HpR0c7W;DG00DBaq{QTg4==5Afxs0|=rqMy-eMV^6NVDIl2FmY>Zx*PYyH
z4tRxXE6SbR?L&atIMu%#K!^<h`$7df5#zgFzVD%R)9nq%+4lV(LcdjGLDd5|006ZD
z007KC^D=*NJO9eTTxhM^ud^b0HFbX)Ov$QT8)##bmX9ydALZCz-5|d?@9(G~jc-be
z6NMEUbnf!T`gn1WphBWx&#om=Qfp|+(8&;AfgLHrd=AbM#qFZZ94@5E()Du>zW1@P
zHvHC9#dh`k+j)`D+yn%d2};n<2}pvoBL{m<En(@sxP{KU<><*PoY~jzmpn8ghH)tC
zfFvAazGH5ef<_^J6ByJkF6si4?Wydj9eEnj{iHinG?Smc4Buk*CWzH0E7~a|baFB`
zwzqjyA_v2AUedgPq$Vo%`W>zZ@sEZTOsSmfbX#vPK9^*D*8w`!bN7}UN%X?^W2pyS
zdLF!+y${3=T$gFu<SC+}kD12PokuzuxmmbVV1d|!UgN0NOwSG-hKhurrKO;qCBBO>
zO4KJAZ2~3ri0r+|_`XyN-q{kl8{qM1MT^-|zCNmZZ3%wlKcme-2ZhXJ(O=sDj(S!e
zqKgs;H?vrKwPsaY!WT#js&`1j5`A{`Wh7*T{T5(rO>7r)>291-@?w;JL_PxfI>MNY
zL)*ck+GZcOF2VAF-NeAr;BIAta#nEEmo-dNw}-g1J|%-PK$?23CgM)nk2wTQ1fB#O
z6pRv^sQj4OHY-VrCPQsGr|O&{bbHf){BtG1iW=ey-~p{I7dTbjt<6qTtx){VBkWJO
zRH0kZS>@v#vsE<tyFG|_AZY$+pWJ4oOV$gz+2?#K58bSV^is??OF+0aOBk0%Ci7;d
zwMA6ma+qb+S|+aEJ#dlnEfn@loPE5UY}@?WGjjZb3aw{tm8EcE!lgb4FT=Oo*hX^}
z5=q5)rZq#Eo+bBvt(CHs(;nqPWw0jlCRn|*Sp@7xA~zRt{s-e6dWgmKpR<+x(P#;>
z8qM18=v8h;_)?0e-}0|7Jm8i+$xG^6qeqFPr*r8&t~&wZ>*bMZZ&Q<5z0>)ntV?2K
z<tnGOQ&^Z5#p1Qh#_~*5jRwXN-be=TyUsF6Rb#K+_$*7F_&_P3iefp~_uS%Tj)mSD
zWFEg!@pyr#ShPu8R%D#g5-dqMq3by*giM5BgQ>RJcfDAS0`?C&tHiyM(6`O)Fgq$&
z-_1+yi?-<KlkrRqBj$iS799V$@JV#brG<@Mo%2^J6EbY0CP;mLS<6$<l9E6t@dM$m
zcrrIgz@}DdVhMX+24xHuk%i1$1XT{}pFP2SH;6;JB+u1jvG<VA_Ad+j+}~~bFktag
z=byrAdsL~H2MX1I-@TLwthbw1nKx&n>S|Ab2s2iI4uSYSB!gIb1=O~|ng3OSb%8Rz
z!ry3*Fs7z35+kg$x|g(7OPx@h69+ZJaTN>|kKcc=Bd)X6#7A+(<<0tLwaXo@|4;@C
zH+466V`Nv-vMN(gclD~79W0XeN^?c;dF^~-Z}K67N~<~dDAlHj8Zb$zNaEU1X(BsF
za3BOjrssfNqihCrEI#X@=*Tb{JH-JLKD&>GQUX+wD&IIabu=BOlu3Wmm)++gdre(`
zYoZjyX#FY7ZH4JDZ<Fq$5FO5N7`+XVl^VJe4UW&@OAKTm)p5p{NAT^Oj$P+xzMk!E
zqNq_GGQ~9~-@mfMd1`m?B}(HJI-mNDO^i&I9COOl&`q^lPoK-#3=L@VVk<7zx{n71
zD1LtRa4&^~d{_B0wcQlA5LCh=!z*t(1TNOwiyCha29vOm8$w0+rs2B6tb>AKJB)Eg
z{b)JU(ln*Mo*i0CH+3Njg^VlSF?x>2>DZ4-_F$HRe`EnJ7;e2|a;qzFcd)}SFj*J%
zCZe4ITh6^dE<pYaTrL9S;7^x=37Ymze!DF!1%_&H=Q1F|eZ^~%W?0O<B}c^zhdFJv
z3{Lqcfh<6_{lok2lZDwc&2X+LBIZ)062ohZxp2y%XQL2+E(`-mPmPaEHJ~gQ1%hwe
z6C*i*RdWV3t}3go6uIhg9jO(uGIbXtIH1r@8satfC!ZSBo_^;VbX?VAL|3mxl)#)N
zqRnxN(HWQ0>N=9r>M`cW=>f1Mm3SHBQwjrWrUjLF3CDA+QVh7qFsW3l{s=B*Gqo;H
zK)%uoH*sj4PnPoQJ3q<UJxB4vM1PoC;oaVxzQM<R^7a54qu2RaFS2gb8tP>rSz$mJ
zq@L9B)ry_|*x>W-x(VBZTc>!=DC0CHo4M1QV%`+Qyvz#u_B&{e2&u@<t{+`Aa=kW7
zbR;~?aWe~aBSQ4CUzA<pQ_b*4t;W|OR(Vgnd@PY6QW11>g3q%+So@+^dNQ)nlF;^s
z`Fd4pxu5k)qihA?EF%dzL%f3RzfItZOflMigFXNkunHt_*ERTj!gZeVak3+&p~LhP
zOx9b(KUArZifChe8=-*t>=tAnn8)0Qz*R#RegEar);Hb|yj<BJ4LH(5^(U-sw(X8^
zXg(C1a1uA}w!o5^g5wTUaTan`k+aZIUv5576O$~a0i%eO|4h0rf#W5QrQ&R>E<Vs=
zEYrA&ZaasFtWZe7-_Bm6`-I9|cC1Mo*9$CiFG>(fKOu(&(ez~nT|~9U0}4yYk(&7M
zl%!^pD<(G_R>X>M<(C|Ky_ZyfJ!wD~XTAt#@9l?(f2}&<`dbA=^l_XpZ8YtIFl#;-
z^HAJYzc5M`6fu43PUsgi;QhbTiKXUj>&~q|MDp>R5bfW~wp@CAz1_$3e&}}Q;;4BM
zKDF^nxOSCQ0m<3jQYm<KB+J05w~#1ub_Zg5^bwCgmu(_#MAx6dy%53B_*-cdu*R<e
zqFm_=`e=3+#wG-2=`u}Fn&1BqVjoHx(#HMLi0YS*Vf|~X&c9viPef3hO=I|*3eo@G
zKK8?>GRL8aRr4j#dR_bcu<*jEzo9F=_-Yp9_irQF<>v33sW_s7qF~o-c8&?7U`MY3
z=P~sPA8+`ql;+p#;s^M3fHk!{04q7N{>|vXp`2~>3c{!S!=Q;-KXlJ$EF8TiTJz8|
z#M<Y-sqw2>YN~=`kMk3!KRNs7#yH)x4>Jw~X>YEP6Ef))1VwTajA8UYK=`<s_?K35
z9)G*kpN<#^5{9JhuLgF1XOYZR$CND{y8c9MjtG$?pIZ>}kNKnJir_|=$k{($c3+~S
z^}L3XB@qw~yK<>*RPf7i{@xZ1|1V+@{m=C#BLAW9NA~*Cvw-WHci?5mwhO}kl^<4x
zfO@{w_hDBOA9gkJYm6ylJ`C<JRev?OUlspsa36U1=)*tDJM?iTYMNBtFlsH}eF!k?
zK+?8Y1H}^{d#`ZV^W~Y7sQn+_=R*55x&$f6tD{02k(PqoZ}xm!+SGIXEXAeFG67jY
z3)o~?Aw9(zbEeygdoS}Sw?Gy2gi;wRIpG>ur(PhD3-&1&?nVMZkVC90KT@m;i95qF
zm48|{L>J7!=>g^7W~$ZY@jI;a!c)REW0Ip5bD*a;ppz@paG?8ZuZJHq>U4$$52)Cv
z440#&+xP&o6eYJU#~@FcQ>k00+ytm8W$wPqhX2$>HA-f$)|<#zxPvo)6IB<KRJROO
z8vf1<KF3^o&%Vp+{Xs8}WZSYn{m8lnI`Cfq#ql62u}s}1e$m*F8o8&5^w<cgWFfpv
z(l30iE{^jjj`a-@(>K2e-ZK-b8i!8)K$ld$6lcBnv+D!k7fx)kSG}aAkyJwjjD>Kx
z@GOA>Rg_#u2?&fGPDp|6$^5_{kHruMerlhd5FWE+du9U!8C!U`UHSA0x}Y|{Q$G%a
z@jTfKuq;PacP(GQzGYm&lOoC<M+aGZM!fBV#pq-0yL`pkKG^!Mn=&%wCt3bR9Qb@0
zKL@}kLc?TtJQFp~@Jj4@&DBO2Ye1USH!ta3B4v{#%l{Tq6n5W52bpsfFwuF3MG$v*
zWHFiBtE%ZmII)(;Cx)Z2B1B{VUJ>%`&LI8Sf}Un-m(DL^7t^^LIps%}qL}Ue(f)h<
zG@onxZH`uO_Ep?Gpxe_K3u2LVjXE1+l(jtTd0}CVw7nxCq?q$jg3&j^t*t`J^31jf
zPnefh0*Vv)WW=1z!vx4@Gf91(yz+IQIJmGQlATx(v|gRF9F5tddII56d$7eesOQUQ
zl^P-3Ek2mSA{R2PgbYajm9V5A_oMF?NQB<vsJ&J-{zjWT^88QLBz&pQqfz@WPAt)7
zX>-A16Gw}FtRaUcV;DKiCOQWhGhwUAY>Lzgt{(oK9RoWg;trhL2vJWH`B(nItja!t
zXi#WDAnOUt+fkhz5!7x$?cex=t;+`@0ya<p$WWn^_WOcN-F2<*qPD*|DuVj`c&W7;
zlDi}7{Q6blE77e2TLK_P-o0D9tJ+on<0{>7Ry7=a&$FEr=MP(SD3_<)H3zsSL6vhn
z(uIX3J|E~rig(BXz#*A#!>P)PEjB(?<hjM8_{Zl~JVy_1(mhg`Iskd2UR%3}nluy+
zG3Ds+6EP!jbp-BN;m!P95DuY&#iKcE>rqq*XKu>iiY#$vj7iGfIYcv~d2J5604=Pp
z{R7ww#(JPs@-N4^#W`;?24F+Bx{B?(ggUYl)3mmC<k*?yV1%!vja14sRNN3LO|Obt
z72gGm$VW+Bo4ziR<RP2ceQm4TB=D}>gXeTfz{Z@jURagjpPV~HsJ3>#4%I4mWi0$u
zvLNytS4n*nM~oB`t?*q0-2n0ZJLS?IT6@(d1@rtu$eir%W@%%_@!gMo0#z9mZnA=u
z#+2zY_y+UqXejW#<089F%t3qZVzsy^l~a2U;PU$}4Z`P#c9Dk6cBQ77Lc;nYCMl+R
zq0q*$M9-nkK|c50=<MF2a0!CJB08x-jdp4h2|Apsd8Y<9ZIp{+%x*n6v<!Ef!pMgo
zBg!gR?$w#|8Sb&<VpOoVZz3RAW1+8mq;E{YM{D#TBs8$+G<im0K03T6<^t1?Yw(t(
z$0?965LtjlfR5q`i%Zm|x*0QdkzW)`neWd#<NaY!I?Ho;iee%O?`hQMH@c4b3O*Wc
z<<+2cmgM^6Mc&s7h_ubrefE&8S(~Zfh5~0^Sb2qfVK543D_9JbKC~sv8w7FI@(|aL
z(LH6jS3L>0D`&X3Bh30d_>5RAal=q~En|;y@Z-DBAJdY{stp?sumAur82|uSf0i(?
zwKsAwa{SjB0}F-q5yZF5ACO5rMm9>HJ1x&Ei8T08bEB-t;-ORC=ns5Z&eRRsX)Q;7
zzN`~qaS6w#i8v%|GAYUW?Fc-jWoI*3NlnY}@N7{x@R+z{Je#|1(66~mWKdPBu-qLS
z?Jp6sd97QRWxSr;8n>xZnG9DRloh@G(Drzn_mo<4sh>ReF0iWd$=Q@{uJ(RcpTB*d
z|43hSx3&?FpHKl*u!yvyH633Scf){E+9<mWR}MexcX?XsR9kDT>Hj>jc7J+kVbW=C
z*t7sNZd&!VGQ4wg;A!VFKWKV42>}a*%UH!$leyY~+X}F_(&=^|{9y@p47#uIUV+_~
zVn`b*`Ym##)yMg=hsBpui_^FFrNF7}&9oC}m@PNcmVaXx%va)vudBh4;jxkJCe9=d
z4DTKYWakLnbms_0{QSr(EBiZB$my4xPeKK@tc2ExfMcUQ-6OOW+$4b#S^hHN{h0cy
zZCguDS^#A`sIn*`*2Zy2QH<XS>{WNtaljA+Z>;YnwKI>&rG5APwJK7Q7n|nbq(}VD
z(00*T@CJZ43~R`(F|pYSoOy+Z&};<hKx;KI+}Dq<gHdH?k+VAbMNDYkDx#!2*R5Py
zk03wRf-cZQkBdRF*^8SAL&Pz@WhH?4`5N`JpW}NHOY$=i&7Fp3Jn%piz;w|p>NDVv
z*Kp`gD4W#XyBK0!c>y+Bp;SuAPmQHT1o21J;tSy`ju4z~snPBRG_!ad^VQz5c09L0
zlgH*4O~$uVK~zI($nmqe>DO)vTmgNl3v^$_u%Y}fP^RZ<g(zaDp$T0_a||hTlj6?p
zr2UBtIRV3Fm26|xOp5HvzDh1P&Xzm~_XriBKbB3T^pH<Pd{+x09QK3=)5}%?olzy-
z)uoler+GwFb_|Pc5C9Lz6HstSM$bHZea>O9YI(tj2j{3+!E(2b=Ns&nxiVHS%Wiz|
z9E}n=ha<cZ(dNsv?|P&R902|rRrsz88kv$sFUrOjwld3U<|Z%<mktcX^NH{cv=x`o
z`0bd0jS24oEI{)c+>g*`mYlJY{``asiEwg*E={ftD827|_9%zS&@>xz@D{ilG=aK(
zqqeLN^`===B{`_|Sa_kX$6Ce!86Z!Yd79|xh5+D@SiS|4V7jC?dbq$Ldbl@$7#d8R
zJ*Y(7lF;0egxr$A+>%V(l+fIigxr+C+>}h*meAamgxr?E+?Gt-?C743vEPqzuV>}<
z3pDyeR^%-lu~ul;xZ)a7Z5QgznkR;A=A%N*X`>fbS^4$%!Tq8Ln3&y9E$?Gjj`3<{
z6$}chr-X6BqPRa{c`-3BjGFH7%jOw~*3cvQLvB_m9P48s<DNdW>VkrNK7fWqC*mSc
z<(p*pq8<@WU`I0o!ei{gCSpEaZ0)(6wTwT^H^dcns1XW_bT^~s7fzr?BLd<}$%v#z
z%OZJb(+rFxmZKI2^(SS)`1ls?Bt^q35Q~e5_sboT68`v>D;a4$%Wp6?#D}o&k<*c0
z0B%(y85tbmo!i$9W5+Oe->8`1&kvFV=$*v`5C3c_r!ISn+^TAe3t^AM7Yh`Oh{5Eq
z$;yn$FCZJQQaCi}NubVTQW%^|+`PcV#+y5V)FU^A<(r3yshmZOmQLd9D*)<G2&R!Z
zQkwEjUjrFRED0#u-Ii8CNY+~Qp-eLtj!+MFsPrz6c%sr>k9q_wo*B$w;rZi%Gv!WZ
zv~NIS*#UH?o~5G>5^C8%pQP!9Vvlqq<moF@j{JN53TLQ*gJ99cJ#|SPp~UilqF)T<
z6pocU`OzZb2;=^G+BvzUwcwALe2#*mGEme+S)DJ=dO6H-mI}%@mr$Wc4i>hDln73a
z`_!my#jrLmk$tE1u9wtFj+-{IEvj$<P$UaZ_-n+iUmTYuVG%6rsVC_n9CVR20hv>e
z+);qsY5t90-h$O%t7yfw5@Xnls8gll3frP^7Xby#oW7=<e!8k%5oO1=T@VPEJ;~3L
zE13ro01_)&2Pem-P2?}oE{X^QjTdZ2AY|7ijq{Tgu~An5CUQ3ti;F!rmk<XN$Oi%s
z7X<r!&;f`}-aFeHdko;;59TlUq15lC3CH?w4FQBRfFfM%3&8GR0=Yoo(vG;`jx|DL
z?C|nt37=6Ui%^)z<HQ#iO54z_=JNd&6$?v&QOxBVq{G6AqKJveMTLYy#bxt|1s9!6
z6QEHF^Yi(MN@W%D9`F?@snZQhaWTNj6}1CF(X^4DfnqXQYp?jP5_{fav%Y-en#E|7
z4s|+DA1upkJG5%<{ZuQGDRo&)wo4P{pnM<0HZU%QbZ^7f3Yo=POrpFRFt<UvZm>i$
z_5CBo>W{ZlY=6l(u^UOu>NkwZGn6M|$`d?~#OgWyGUBn3#z&UpvgFF~#gNonw<h_z
zE=zCV=XcBFI9B7hK(Dbl^ls=ill<{kgejPa#mu|mFtn&Vf-!|xBAVzs=xf(gW9(Gd
zbe%$D6zQ~bM_t|8LIpsmfeD>F1j_HkIdbv=b2Q|5@NoBzWvxJ~sg$_1!7Clus@b@G
zJMoSFF40_kn!)7YL4I+cb<Dxu48P8tbTqgvXQeXdlc5*T1F2SwLDN37QELniS%+Ym
ze#>`L2`*zD=AhZ9hdoR0?VKUW<5}I$d;+JsNS+5V2{xWBd^7M<1(UJ{BbkvI2l&c@
zF$3$?YDpUzO)A<pB*5`$m8_kqh*pM><O0>?H7Tp5({b<ik-q@lLs+NO3MoPf+hgl_
z2){O98fOy;XYDIrhR~YPB!;FaoF)RXP3F*r%<h3=zdxC743^}OTf&z$^9T`3WG?nm
zsolkpq7*P`MqD79W6c9>=!Yh=TjD&>nvP*4ko}9cB>>~YwhAlE4hl!0R3+egD~vG`
zy4HKJQMX{jw6)O>5j<z9S#Y>8n&+%29B(n)_v^o9Mhd4130G4g!OHmN?R)#aEyA)2
zT%1_78{Cll*A>+Cf=cw0f(J0H6*+c9wLz~Rk4Y9)_JT44$=>^5fC79MLZ_|8@a2CW
zrv>Pt>GKVm1W0_;2?hl4MgZL-%;gBP6c(E-(N%4x$B<V|adY0^+(L60>S@2$is6l$
zw2QF1vFzMl6ppoZdnHKb<r!*(m}e|PJj4yM07n+MYIulFJkwD9Mw>UZR3v^^I!T2J
zMQ;qXyu-oRb8$vreg^vhqFFs2M|)mZ#bPqzz0SI4T{;d*;_Y1+xnv|#znzSoJG5bn
zuG~&hV9+eAPa+&H&VeEz#=O`<h}LS8=fnDRnS))3Xk6t)R-9N^v63dC9Zp8nN}k$!
z3nJP2Horq)eOnk_;~jVLw1%xk9jnc2?7v+ahBSlu<I;b-GdglW+G-$&7nsTFlX}3u
z*9z$)(VKTzW>^M2U}dk3K=axgLE0t`G;3Gl=NWl1Hy5bRQKG@*qr((R=z-`GG=?h6
zu!>wI)8|lRo4VuBtx8$O&@LlEM4LpH3he4j>k_DosGm*CyH?XWf}h<AaNF>UjN4>!
z=O`~=8hn<hl_OqHj?$p%J0)~AO__66hQR9Qv3pB}w>0__)9evCPUIB2<L5Z-j@^Ll
z_l{msuh;#PJ2o%B3fd8eeZ~=olHP;ADw91)3J&Kq;my_e^K0ys^KEtG8=|*A{WckG
zB?~T(8;2wia+&E0)kI;>`^?zvaY2w4D=zvCwyv^Vk{vkElY0z6Qa{G<3Q|XK%gh*-
zh2jPRJpIQD#OlCcPferEPjL(od2<<_QG^v2jFzWHWc)!r_=$Tj$jdWd0RC092I<#U
zI?|{|vtzdRhf!Aa;cSkuTf=@FcUiKqPp;AgVL$2_!h+uxg5}Hy)lzK|=AHnLi_~mK
z7u(0ERMv5(mrt-Yuj-)Mj+>`9$DDw=JD=&hLozy;2Yv!Cem;?CD~@rvb>j;0=mT)*
z3Us0H$<XfSQon!nJrA#HlW3D~o}=-gIkRteK~Gdd*ko5A$>GlCv)!Q*@cAqq{{s(6
zoND7ziLSy^Aywj7B0x;u-3k+RHD`;5_8RQaVhd{e(avly_GH+Q*6wy~Cpm<~B)cde
zx@=Tb@uU~`Sy)4#6|(veCsyTC0iDifmGu|Y`nC~fTj2m{k6cC?{ZKft&o<XSlM2di
zwArJW{JpI)u!TDtv%SGVqK<vf!8S4>L73QXC!(C}JFflBCH=xh{Zol~tk|~7=kEf;
z7e8LCAI#|9EQGDAS!j~^7H+{NIk(~PNZACb0s!#Lp9KtSeYgc>=SDv6vlHHW1%Zp>
zuOi^52_p-9BcaRc@?QBN&CRv3U7ZY;rQLS$lso@42dL*hbJEkxSCYc~jntw73Z%$!
z-G1iep7|ycc9e*j%J#FPyM+szhxjmGNx#<PuuP(-4n8zdNU0IL5CZ4}upj*lUy00B
z*O%tQvn6Q<E}4;T>5_i0uRibe?8dd%IkKZ$<HLEelI3-d91`0$h~lLo{Ptv7mjysY
zpB(?s1Xi40H0#uh32PW+S+sIAPd}aB?66j-NJC|M+THJ>O8>1IxqREM@qa(k;BNab
z&cABP{l~YpPqL(*xF5WT>%+(X=_{CGIF22&^KA?If5L?$iTCU63m@-#UCDQ5KXq!7
zEBhjsT1%^W>)99X;oht*>1C%KdR6}ZB!MY1O|j0RDo^4AoJCVuwyx-z<WZ&w45n47
zWr|KL^Gk2k+@0|H=&N7+nT=I@e>B(3{D0Ig*R|dze$kT!2A|wNs2DD6XZm#f!lh)J
zJN?SbB?=8X@BCSLwqoC(Ju@cW{KUp}GFoWe^6aX`8j;JdM;uyw>b&jhJ+@f^R!5%f
z=&Wb#b!j?%>GP!-T2=bbe_y_{dar-(<qKbrfB8^Q^HTktWv<k$z`FYH28-KMSFBkq
zUp?``!hZ=i1rJ)n|DNbvbfV{O9P>rDbtaFw?&sXw{|~tRg^@{wSp>Ki53(tAho_VC
zbS4G{GY$p@E}$p~02e+pY-t3siYtp#Qqw@)SC~H7W>OAShJU8%3=F@ySQvOfN`U~R
zZ%N~RplK<opyj&phI$$08R$CiwK^(Hlwx2=YiD2p&b5O9M5j>}LT7wZiXL$3IJ)M&
z#_jj_K44(jAj^T`+$D`Hz^$zX#pdyud6~eiF6jC~=2yCi0lj!z7}c9g8vg>fM8fr9
zIJV)1%oox73=Hd}I2eHad?d&E=OOgPrx)blw-Z(G5?>~`onXBf_L_f_P-seGW(a$!
z#lVYV@2^mVUcHPG%$Ql%W~LVo+^Sm#+y#poGrM=N!mY&?xGf8IPcJiLWXRiX3mnTp
zfF+FqCt2Zf8ed+NSWu8!q?eRgf*#DMTZ|zlK;o8%ft}P1$LNNm?(9W2{1b_WV@X)3
zyJ?XPzs-ox<;Xh#&>f7rhZNaNOJ+i5qV6a~HyL%?8nVd>>?E0tkx@`LnjxEff+UlX
zR>Gn?9(DH&vK3+6sE$Xh`NzAL2HgVGEi1?tIPs8f0hYvqx<v%p0%KnM7T`-RsJkMN
zO`XO^*i`gA66k?~x(plH^kyNFO~*(!sLQ62O*a%K)pR^b2Xz@JvNb2f*a<BPMGq0w
z)n3Sk=}BWT48HaY-5k_GU}SURwXv9k7!nTfW@Q5@mjuEd;Cgd;D|QAw1_L9v(h$=?
rUpMoxvaI~d;L5x*k37#LgS@1Q2xpIo<V+)1ix7)QW8dr)6Hi+J&1<Fl
literal 0
HcmV?d00001
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/.project b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/.project
new file mode 100644
index 000000000..559f1384b
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/.project
@@ -0,0 +1,41 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<projectDescription>
+ <name>design_1_wrapper_hw_platform_0</name>
+ <comment>Created by SDK v2018.2</comment>
+ <projects>
+ </projects>
+ <buildSpec>
+ </buildSpec>
+ <natures>
+ <nature>com.xilinx.sdk.hw.HwProject</nature>
+ </natures>
+ <filteredResources>
+ <filter>
+ <id>1537998026454</id>
+ <name></name>
+ <type>6</type>
+ <matcher>
+ <id>org.eclipse.ui.ide.multiFilter</id>
+ <arguments>1.0-name-matches-false-false-*.xml</arguments>
+ </matcher>
+ </filter>
+ <filter>
+ <id>1537998026459</id>
+ <name></name>
+ <type>6</type>
+ <matcher>
+ <id>org.eclipse.ui.ide.multiFilter</id>
+ <arguments>1.0-name-matches-false-false-*.svd</arguments>
+ </matcher>
+ </filter>
+ <filter>
+ <id>1537998026463</id>
+ <name></name>
+ <type>6</type>
+ <matcher>
+ <id>org.eclipse.ui.ide.multiFilter</id>
+ <arguments>1.0-name-matches-false-false-*.hwh</arguments>
+ </matcher>
+ </filter>
+ </filteredResources>
+</projectDescription>
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
new file mode 100644
index 0000000000000000000000000000000000000000..932bf082d32de2a07349c05897272cea988c241a
GIT binary patch
literal 4045678
zcmeF)4}c_DUEui_kx^AyIXzv`UDaJZFwDFu#<>C!8hRE76ehYUh8}d?8lVPYPo_r(
zkW=}uJ*Nn-ikhKl5LyHT^`Jzw*;!>+0S`f-<<RxK@qiQjvnw*(D(<-}4&t9Z7pM03
zUPR=ds?5s&nJ==xue&lLUcC3>7oV5$Co>~5)$H5@=|81{+tu}Vyx^5De$h*Ad+cpz
zUvc}(UiN}le8<`=U+{{XSDtkIdvD6pcij4dSG@AYFMY|A9(Vk)H$3`rkAAHBes$p6
zf9&|<jz9m0UUdEO<Lde9GCS)r$Di<+$30%%p=KZZ_$QvY;fW_6r(U3*^s#U5v`I>-
zj~`l6D|xYd-nI5ZEt$td9mqh2Djh20hHhRuK4Zt-ba*B$6X+mRH~z)(;9@pyg3>Eq
z_S47H^0R4OJ1+{3t8E!h$uKKhQm#(kW~<?GrPH?4HiNXyM6J&K(4C5e00IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Id3
zDiD^_$l462+ss$l{7%c|<?~@)FCXUl`7qDVhk1T=sGjzz>Uf{A<n6RvR;%{2KAsM<
zk=<t1`Hkk)<z(}fI+Km<KMeH#^YeB(Eti+ihk3nxnCIuiJU<`i`L*Fym)FMASX-AJ
z%)0DtU%3=$osR6W&F7zKm|trr%bt`$e8q<+WmQ-Y1coM%%>Me&+NNOyw6gyuAeEjv
z0V`3z3PE)uR&jN_P$ToJg$j4SV6{q=inQ7;+hMIg^09olUmIS`Tl|C<VGK5i!ss_&
z?b031^9!8Y&?B{7S#j1V{>|dVx__kEt9&`k8!aW1{Y(2icmDT$j;_ntjFb;mY#O!{
z>7+E}!)(&u!NPC&8(Vjg$##;SX_>NiHQkwU5%*oCzv^zyJucn2btE1~+Ag$TYgeE!
z^R<n%thF3a?9fgXG(ESVaT7KI2q1s}0z(l9>yo@oaj812pBKt&m~1*9*3C}qr5Tmo
z`JGHphtsZDlnr;+*)zXVam$f`9afaO>=)B<`<UiMm8e!G&8|(`1*GNdz_pPM?PF*4
zqcEzP*pb~GWEWAjY?z;x&F5QLTdr0=ifZFc#-en-tETE-w^Zvj)R*Ftrre{vr<o4Z
zfi1UZ+UB^WMoNZ(tfm`Q1F;osHOaN}m7SlrZ|CJnsfXN<kLN?_5*bZn$@97ywyQ5)
z;$p6@Lp5qUQg78TBb%tr-)q~fe6zf|ZfrKY&pcT<m-6B6=JNb}xO=`*m(TCci<E3W
zeWZ5vBm49oNb0Sf-fDFdaH<{J&7o;(H~;X7-PI~B+uB{S`E<Mbtz&K8UaQ>QwsxPE
zr}}-L&D(w4$fxsRUN0YJ`EH+`=XE;Fj~DrHcfCA6AMQRD$o}o8)8l|U9Ju4d!OFqf
z@gvQyP1^;e$BmZ9lXmrOEL95`*==qYQEytCpO$Sszj|D#RjD779k89;yU(lEYj|R(
z`|IwHC$^qFo=m61Y6NM%eRT7co!{&jp;Tqr&8mAi7#(a{wywy&qwVTXOSCrT@f}a9
zOpG9a00IagfB*srAb<b@2q1vKm;@>(Wx?{caV2rXxN=IaE(%l}+M&J9s4!{fQ-uk&
zO`sQ+)s_@77qlxV!!yQCuUGG1booVicySSe>?Fp-725NbW+zpBD|6PjfO?H5>9wMF
z^-53nE~LH!nuP77baP(>R7RkUfL6wxWaR@XuH`z_Hnn`4J^y^)BI-GwL_RgOl@og%
zg-pnUdkpLua*<N$ZAFT9-&l2|5-la{-?lnbRx5V=u>9$CODPxRHOkDRWDO=Gtpq0B
zPX%s$LS6SdG3||{7%N)(+hWAoVU%%vNP6UOc6U%#$@NjbjpV})8yrWm_)o^M)L|}D
z&W7I?hKapEB}=mB%D?N#<@kQgpLtdudEtjzwg;`I+*YwFW7Xu2{B|mlzXEJ0>L+Zl
z6OrUJ*w_^@d4HI6+UB`!rYQGrEna0qo`@uygPd8#p)PHP`ZH=aEZg2$QcGodh2s1E
zs-Xv7*f3S(i9{u_a=YTgYNL9bmwi>R)OgJIy?+*dp~&6P5WDQ3jO?Ul)%%o5RG_}!
z?Xm);&bU2SLs_pUN^kNyye@)UNXrHrf!$GUmP2){R$KOK#Yv0LDNd~IBAwE%JIb<+
zD789W33OINdZb955`86$yZD1hmEDmdkyX*L(%Bl7(qR$KfwPDw>ARv#wod6lrcC``
z!%VLyN{{h6ye@(>fs+5qNEKrrqhjr_>ejUM<+_PNkD8Lb+edn0%C5#{FmtWFZ_=H6
z$u7<J^Iscjo+7sf`BagI3u<d~Q&wPIwi5F>Wz?x-(nmJQxo}iHyto{{ALc*ocYK{k
z_qNixx4m9P!TMd1^vV0yU;n~~ylq3eXhWSjXQJ|U=Pix9<if#mM=+@6zwNSfn|G^e
z^TxZj&za9{{+p{`^bolbU#XHhBe%U4<-IPevGDH)Wis}5cGQlIVd+bATT@f3t7~&>
zN^*8is1s{SMvIeTcN{EEy!%Aj&?ooaTkVsb6KgwbX@Big+oM?%*(YcJ>7QJm*k0N>
z;re99Z9^Wx?-R<T_KDkfrG4V|T?OhAH9389`_|!)%9Ag8mWmJSYoo)rsKf76I<g-u
z#*wz)6Hu5mF`u8j{4-m3E=Ou5R_0yO0pTmvd3UYB^VRvEIu@xb3)3U2bXRd=-9J(}
zrq9)vn49}}e_!TP-`Hr!r$@WE;Vo@#PELF4lJv=Kb(2LJotQq6LwUn?a^l1xwv#bG
z6YYz``Vgc~*iPy}#xPz<WTA5Z;@+XWgD?5j>+Z7a@BF>b@q7OFG4Ks#k#awyeMh+N
zenz*L>a@H+oGmvUuIn?NzJWh8VfSfe?Abs%sWGDnQ}OKkiV!9-A~05gN&0=pCRf(!
zvEuf+@c6&>TGO|BI=vlhDUU1dqQvCW?i&rtYD@BUlkTe)8~;dr%lKm$Pz3fY%HF%U
zGNqEV$rbzVm*hlB9da|X{B*9jkELgO8(O!4CE}lGd!dRBk|31pxb-O&xK|@(6`hw4
zf^~3ME(x*M-Y1ckVfxqYa)w`iV!lU0gyqsyZQq{1R>eAwvyb3q+NSg|9}M5MpC$Zw
zKb5_#8@pYXY!I>~q)CRxj%EEK+fX&hYkcq0!k>B<Qtts}@0u97ZrI3XBbU~PMlQG8
z2<4!j_d_~#(=spZtKOG5l$!IuIFx3`&}jaX%khFbE?Y<--}IetCuuZ^4BYQrj3KzL
z7P;^<T^0Abu$JSy{B49u*_@YQS#4~Y#BB?qdaphB8~dQ-T)4K~$fR#+anZMkdXC4)
zJHI9l<&Fn?R=l9)EANC~9Xk+~m(?Sq^0Z7W9k5x_P4;BK$e){%44=~CpZgR|U$Mk;
z^>$=mh?r<YelJ4yW!o~aTf||vt;n8BCK7oGb2z9jXuUe-(a2wW6iZ*BMCCvw<y#J2
zZd(aMd8H^nNEB${5ACskUbcu>F0apyF;RLc%b<RYrLV|$S6=+a?wq1dpO+(r^n`2{
z^6`~yFbBi%QF3Mdfu+^scRZ`C?ue2NS+!4BKSq(Fo~D`Cc^X&`VL4@!-)f>)J|jPo
zU5?+Rwvy!7id<zB$u?5`7%Nz}@4BRaJuGXORZ4#|%+^QT_Hp-ZP<D4E^szp!<VAfD
z9*A_d!`f1bvS(zHT>p(YyiON4ztm|--^&H^?qg=}LJbl-sO1<r(7QkReAp(HPT4}9
zrTDF$1=L44@?9P-Md?7xAlp@iX-+{N7oSj&K--2X-&vsLOC;o#iS&t_0tX*_^s=1(
z>VvDx=g&t<E?bqCD<+B0XxCKMac!F&LxGvMjA5ZeS!56dW?J8J(!He;MZtG|&*#()
zw<x)$@aUNpdk*}5BioHhvW16BwpaW-7rrlxvG9W<LGa<59&yVpa|=gRI6WQQ_~3)f
zH$3O@k9o<np8OAAc+}Q+Y`*{87tGf0eD3~jdo(e3FKrrm|HXK?z0Ci8;X5N+fwy0F
z+5JZ!A=}A<?8T%{p7h{@kN(bE4qP|)y{~!T!2{~m(SJUt)z-z;GiPjt>FMXoYf9Np
zJiInH+O`o+R9dUJYf@KlTU$Hyu+r1i)Y7v1=-1sLWbfR{{;8*Vy4sU-Pf!j#HC1uf
zZreU7%^i}vOP7{+zV@}RRr{jWC%*2tJ=}J4-QI@x-g}$dPM-P9<2QbG?n}}qa{KSs
zzII=eKH2GQ3DoLV;GUgy-(~ycOAq_(({}zzS~w)%L6~nJ`A|Kr;X3?omovQb@_ECA
zq?22Rw<??EQ}Wu~eVN+Hba?6(6_?A`MyF!?p3CxryytR_8!COxar*_59;UB(7*kIn
z#ff=tR9*^iSH|_p%hREJj&kv5qd?BE<Q>Vh;e5D$yr%^Xz0%@u4}B3MT0rH{)Y8g<
z)lzkFhYmbU-fMjL+VQy)_S+<0@PdmMl{z8gyZ%)x_%ae-=1U~~#!>nBy-O=M-X?vL
zem}u|U$TAj`+u``quf%rb7Ic+$=cd|O^)^bE_u-PC#O$t`}n<Q&)#^Od`2hRf~2qQ
zJo?70Pj){0S=%Q!-gwVFY$t<$2JP40ZHK1Lo;|Qy?USVwwolT1SE+Pj$M(t24t=tp
z;jrepx98;)tCGkP?EQ^Tml2sR+YCFDY&-NfP0sg0=Em2hBh~vDFKBHf%UoBMp}hGh
z^WAh>%*V%>FZvi&|1lYzwqg2jYUC}<Pt3XSE;_wyx<HeY^L;A?Lcc^q)!BOI!y+-n
zNs*%MC{}Gh(v@WFgG)La=I`yvP|Ke^19N9#*=%11@iTmhWFT=QDw1~68ye+JE+rQf
zt=j8}64$!S3+((n)sN?S9t;=$(1Rcb6@onX#oyT5Oq9{a_Qc^O=^43`QD!CTlw8K*
zmSw+w#p9PK-{yjxm<RcB2m6Y!EZd57gQTUzURY$u-7OF{E3pqgr)zx<uFKf!p8DT!
z4-|<$BfWFKT2`y^-UG+poGuqPtm2EG99GLCZ`b~inOv`>RlF&~(4^am99=ey?8@X%
zCEM~~HzdE){J-!!zOJH^_vz(GB8QY9O6<26B=S#=^5z=#*z?km%u7?YJ=y7MUOvx*
z;le+95X9g@*w7YvLv1V>9fn4Q?^PRTWUDdq&*s}C+lk$T?4O@0`e{Go>OCs?!UB7%
zR%A{qr7gXA_<5B`4;XcNyS(K6o=Yxx{^8!&-m{wN4`bR}<L#zUaa)E~H|QyM1d*@z
zkiD5pi98;+=VqSvPt@>TqiM{=evC5dgY$MhWc#r9#LJzHGOpd(mz)~=oo4>o@A!I&
zPCBI=L@$dTcP5O>3)8V2^j#`HO9n~g=Yc(o(GDVeMcTwA*(ge<;sbI5W_MYqW&MIc
z+ef!UlM%1e;!k=VUJt<?mpX3uwPKGLdRlryHVt_dAE{(3)><XDZ+uP*`G)OtkiEv1
zA2{-1eLEg^%fkKjflkJFwF{0NOON-l?7;FDBp&xgu0QjA`Pk$P)32$&_2JhYRdRW-
zoE+!-f|Xb&iJXer9`ZQN|E$Ns^%R=irDYE&B^Ae~539<Qd{coOQ^G*5<Tf|S8!vKV
zEdP8?i}sK>QR#Ylxfqs%nJ<6)<6rZTs~+;OgA3=clDF%Fg-YcMx9Zg-+6d*QIiC;n
z@slR1Lu6$Z%J%0NRq01R{^aK!UO0H<Kz#R66;02`cJk-9F0bAag|1ILUhTzy=W%cY
z2<<>+Zf&Vx_hZE~16Xk{o7lO>hBY@gxAwOM>yy&|=OyR>f_mV-zu&f<a$=`&+llAr
zh5dAn+-sr^R8FYE^~uETyW~Db_e$}kDz8e9%5!evowjFd_d6cm>ZhlNUw84p41XD;
zU4pzobbTWCGs>vEYE<TXZ3J?4;c0unql})m)BdLDC;W}Ax5!r3>~Edjx3e~PaBWA;
z&&y8)9=9!hsdRQ~Zq5E?<H~1yYk5?)=6`8aOB&g7+;3ppJ~^<nv-6=3Rr}<#XYW0+
zV}G;ptml2w<hrMk;SFa&vYp7euk^`@IT;C`Eqx-}jeKoEX-T#d`<sm`a(#=}Nj~_Q
zth83`lgsbf*?I3jR{P|$OZT2o_BR{Pdfq3cUzn^OnS`~u`2&-%7OVpTLluax`0!BM
zAA94TA3B=)#0B^)v}xdzn>k6p&p5fgG!biN(zVd?zRFT<g=Df2Y34Tz5oQlT+Bdt3
znMxDXCt9gQdLg<t?GE`q?m#VTRi2gUYx0{*(|KNZ*!&BN`CMud^_jF=?0rGzR9Z%|
zY|`%0by_;+?_=o-e`D)2vcqm;aPQl@mh35}?z7F2RF8^y0^d@mtZQ9hFBh_1kme+L
zo%#ZKo@c}OZqEYhJDfyXNbDw(#IaV%@~R4LoAQ%qULQnkj9Ho~!1E@LwcSvs1>|S`
zY)a&Q_)slNN7xMcUzoJ;tAz=*lR#JN3LTQ;NA-HgBpbCu-%~VE=UwG(yV<83ie5_X
z)31+kzXxbHmt~i$(|LYA&fMT<TttNc0tg_000IagfB*srAb<b@2q1vKr7ciN?Dr5&
zUsFlseaIksL*?m-dso=LD=8musftY24{f%eY4Iz5#?^gP7xape?~C})7xYb1Is9Mc
zcTcu#E7#cvNf+d5iEQYm{e74@;%{t3HW>o$bKc#nQj`yUv$*5Q`kZlhZ=};n^K4&p
zOJDUhvfkoypZE4w)tg%Lr@aYfz=4?h-B|tjfR{7)=As)1-{zQG41%OC0{5dD)i29P
zk1U>VOpBX!@fUm4Nci#>o>6LDMrG63u!Cu(&V=g7x2V<H#$xOX6_v=Jk7?$&e2l8M
zm_iG!<Xi3X&BDDNF|l#k=}b2(pYQVhdsuvre=+qKQLMC)s?rg15B&Cql8Fs-F;Ygp
z5pp9iawX(j<;&~0egEb`rDi7PzTc@xowM7*XH?l9H6nFXI>U95vD-y(ST2e*f$YBy
z&uW==$z(&n28+M!S3JE(<KU&b3|*fjhg@4SnWVoSAXf~#uYY#8aMq43y)SWCHRq>>
z)$+*Ojg^sqD%=jsM)qBzZe&uvuyado$<9n^bxwZk%w?sq$*7m9G)dP%E?ebtSl)2d
zp*k3<i#j<kQ{f{kq5JhYV}J2X+j9P<nUDD!TX&HKn}NHR=HisH-&L#BrjacrJ>Z8X
z2o4$hb3wAT*fX;%nS8{n;ldAk6;2<)$d3fXvrCWANf^y6gepFk1P9_rZp8AfYSKlq
z3a^zrQIa@3Cf`1+g1Fi*eJpZFRpXn7)bKc(mAioA_^>J`_JlY*9%?z_moJ{ac2&M|
zSaw*;iDaxACBN{Ho(GI0#txRbI5F?7=wsXRu1X-cHUzOcY*&3dQCoI1*<3huOa;cM
z#GaAK%a~Uv`?EpbrbQRMx8ZdW*r79V6w3*gO&fN1RlZWs>QL^&zUK6@Y%j|XFW*qU
z*8L8O(y|@-o1*{2-`Kj0EGTPv`mZmSRUE3-l{>bK?U-vLZEQow><L*pdZc`7r~QE~
zpHt~kK1bJ8Y@xYJl{d@gZMIe@Z>C5J;)`~m<Ze?*VH`%w!G@d<yQ?K^mX9f(m~-Jr
zKK_H3mHzm$YonvlQ$snRMDKglwd(2mopNAbmMdDy*G2lf?GMl`L<@45KfK^$Z=^BJ
z-0p8|-9;9cPoG!O^;f)qtGu-KttVGLcKQ$Adi0u-)>m!IJ6*@7)xUn;TMyqEANz&#
z=a%K|757@EyCsaObo{5ITGFtW^TZp!xwH7C8=v%ncOQ7sv%mG3PyOV7-TCCvAAk5a
zA9(UtU-RfE-f-~ouYJvfkN>fw&-=(b-u?c=mmgjnc09eezv%gQ?RLIqPyFP6`?+s@
z@Kc}o=DQD`l|FgagWufw^`kHS)JI?PnvdRd<)e;W^};W|=FhHr^%KAI6F>j%Pb|!O
z-6y9yUu(Zho>%XB*UrvA?&MKc4xLbIbMm_mlCiUM^^V$Edx4!NuTwn#?bexzd2i)i
z>iqegoqw+N$;UsmEnmdFGq1Lc?UM)Q)_zG{{FYymZt=WN)F<t8XF}5XFMoMw=bn3>
zdY@gN+dgi4MEc~mtp{wM96!GHcGo96I}iB1zVV;<9bZ?`z3a8FwS6+>D&2NyXJ=~e
z9{Eig^}v17H_|6-N7i<B)N6h36ZMx}t+m&M?eCgswW5wa$A)=Q9sa0HAC(u3?wypA
zaqK=TT2b;grPpcx=e-WEyWpN~i{Gitv2?g~rwngW$ERJNyj*R$K8cT~^KBVFQ}msF
z#?^gPpZf1|mL=&Hb>CYadMNqYn*6ZCiJkBJz8hC$f3>r;B-8Q(579yUs}J%k4{P?(
z&onu|W4g2R+y?|bxaF3ew^Y>X&XF(LK3QA4@$A{xo;Y##?2#`%Q%;Mg=5BPKPROr6
zc$-SU>uqRV26p2&((Ock-(>Eg^GddpxjA*;_w5{5k%o4r?zP*Aj8)W*k-^os$%C)y
zHNFPcZCu%QqGUUnlaCd5jvSFbxNmLez*$v3aboJ;BS%WoC&6V&a#5PT&Er0q|5~@}
z?rZsnKE+*Y_jz|fmyZ$iVdbX8y)&Orr^9LO>v|~l^ojXh><imx?B~A8bs2UxG;&{~
z%`y4(b#keye3Y_fGyP06Kjmj!mvB@Q|NAGGaNn}(gA?HQPX=d6ORWV=byjUmvfTMr
zb(YT~(Hnh^uB+H0S6c3C2on1aq)Rd;*VoA$H!W8Z+i8`)aqJ5C_%MIb$EbRXNvmyp
zp<|X#$tBx~?SWG&k$=W!pH%CTWv_*-_L`maER~+(SwQ`S6RMOxZ6isqP)+3ZW7<>l
z7%G|aJ<b1`?-6zypH2@MNnZYp$;a}Zk}j*Jjp~?(Ba`&`Ntg)mhOwK2B>S@tasyDR
zpQM>hyFw~>m5%(iSK$mYn54F!viq*6?pQO(#SFf!$@xr6Y|_)+4SP_LEv2F^nhhCl
z$nA_Klsr}5sMxK@mUD$<)F$H|{dow_`x8rlk!bmejcp~jX(h7D66Z5%b8>T|oietY
z?1)XFb^~7@7M|>DWIe=HO61ppOjc302zM<+GHWvu`IBuXkbl{WN15_9xobRp4X&TK
z!h^OG>{Tm|lgsHtb*+rA$Tt=w?q!P{Uc61EyS)vqhrr59wvur*ExPQk!p&>!O{M9U
zl5ZoffVU5ezv69Z-3DggLOEd4T~gxqRJMh({904AoVN8*8MywDQ!tNrUGdk`a3|pL
zj*}`(bfOZwF7Dw6<YPyB0MWsfW!DGV_EBPQXOuB-)BJn94Xw+--k{=hwIjH#9NL3M
zaC&3Q_Ry`doE!(*sJP;~$4CKR(>1;Z)@@uzwO&|_->_P%CwI(A(#oC|OSW9h5(cYE
z%e|=2R3^6bJWapjX<Xfhb$(j~?>E^YUWU`Mm4rqu98%9aaP2eHnTm>&V6_yj+t>86
zMR}VR<=HbC>5UcHcPS;WMvVI(s>)IOGO_Z3PwK;!NWRFRa!0gm7FH|a%VHf%w|JZW
z+}p^y4D5{``{23RkN?T6`-UiERCw^<(dlp_dh(|}`I@U9ee1JdRjIsc?Gc|_eAOE(
zFI&^`kuIAbVe#n2BV5=}7xkW>{n)#2`4#ggd7sQoAACm`Zj}B^`s8_!zBPE6^vO-q
zC(nB0#><ZC^LGt3n7$fc_?Et^`&3yj2v(~8+U(1}WW!tg`~xpj>OP+$Z4*oUui6wS
z%<SOS7YclRpUmyp;Mdk3ct9z8`F2s#{1b{2X}dTdO#9^4S~<DzM3TF{zEFKKIo~}f
zx0>wQcYP_{cO9C0O0o7`rT<iWUKM*xm(+2k?vLbt#ZX7~efsP^M)}G+S+i3oWm>*X
z?bOLld*7qaDgK<#(RCBs?OW^8Cu$*<_q622hrEH3zTNop^!~;$&yN#zx|?=KUv}Z|
zM!(DvE%CMU?s)Ruax?Zn>^$?Cb8~a=nVr4op0%~DcU??xY8+7@-7cndf44OXQ+`J}
zL(<O9i4!~jAbqkkcjN5NJ%6>fcJ^J8>+xzt&-XaE{z7~0ysQ7+CvH<O-6=hD?k(zF
zv+~Z%+t<{Ii|X(DYkR1*XFfF4=EvFiPX3xiwv(6s;xp%7t4_@BsEccBc81s6N!|JU
zI00EU0tomdV0;RuX)Muunr4%U00NULU@zlpo07IA#$90X6XT9xaLW(vXY6Kh?TxFY
z`R^Iml83Wgd8f;z{QJ+{be`F2k?rQUsyC$k>D3`MJdS1)dm)!3dArdi_j{SySe}>7
z@_A5tna|O66`M&*X9Kz5v8ZYO8%2$LPu%kEyj)4A-L{hKnOmfc33`39oVm-_6BRne
z2MZm3L-2u-N$s){_gH(-wb3SHp7mkyS50Cpa#oTkxw|1xvOmj`&PV(oF8-eXF?JYX
zBIWGal^sg*>;yLrs-wqvVt(&eh0AgYq}>grfAXl)@uHoA#qaH?>nMZ(0tg_000Iag
zfB*srAb<b@2q1s}0wWcuB(k_53M)^Sks$g=<)odKuk>*FGG3VUyk{3C)HZ=$(Dwb`
z@R<DGi405krPE5uuwbe5TLlZaqi}Ucr93SZKjaafM%Hs!jh|)JK4|Q@!I4*tC-R=4
zL>%Q%Qp}WGalV*=w~AWZ8-D9j5qoC-n{_Kt>`^V@o3gRr50!qmpzWQ|<`yiKe!pM=
zw+`2B5^~jD5V<iq`I4bMx+L<iNNJ&1;qF6QJ|kDH=(1g(SiaFtu8@dgEfWPy|8oIj
zZW?kqnzmo&A^+3Ed*nu?dt7OqG_B-iX8dX|!|EZZAhF#Mhqe=pjM*KS{WEfWDOM_d
zq*(E`j#j$D_D5W?Jz}IE!VUYCcQWBRMa!@tY2nia3AAmPhc?`AoR}aERQg*drfnTR
z3(UXS&$xPs>WtLU_JC5hKe}P}TRJd-Y$`74bWnuHnXeWh%1&ZDV84TYHT@2B`<pW=
zEQQ<d3gV5>bkcw~WfnaCPS-AxqRWrV-s@FiXiByZB5l8i`&f3~WlxR^lb%_aNZSND
zEr)g4T}A6zIr}pY?i=gPrhF%No63I8{(t-mr;ljjHK|;&C&Y5HWq+p0by6P<j;m_?
zBjZ}~pqCpN`OZQ6OB#WFRiaMXv#(;N_=k%b_ui-z6-DYA_d-5#y`syia>{NjI!aWS
z?5*Kz&df7>jjZdqW*hfaS61Sq_JC5chm}I@#}=Q~^}737;aWL_$d6!4cy^~1$cuQR
zqV>=mQ6^BEzDC_7u9*)u$t+~nru{mP=_RwC_KCXEoZpDlW=XyMZPGzS>XU`*3)un9
zg1$jsmdKl4c0Xn8i^j^qh0?l;&M9@yOuLsX&1!j=SNabg2GvtYci;HXO?C9q>+34q
zH1Y=IyWjopcg);%*UY)MzwO-m^y^JejgF<#%pGG{><||ErdL1hP35CYZ@McCqYb5A
z_po!)C$HNqVxRoQ5O~JZq<lT?&d!`&cEcCdn(;)_$5PYp5AUM^Z>mO-+HTe--UQfr
zAaeRX8EI*0^#P^kwq$Lx?Ie9cFVpTNWO3GV{%ggFwN0e9CwA)kWVKCse`go#9n*ar
zPpV^g%Iru!GP%JH?@;mMwEPZ={XG<!KDtj;&t@$?*Rz0n4(Cp_b%X4rR(?Q+%aK}n
z`R3LQ(m~;!$~;7-Z|b?>(N~<9&ri;tu%DRNG+*%hH{5oeu1dilYkl%_U(QygV8`~n
z14{4B$BI5Yd&0f<D60{={gf&03cbC!p*Kce>yvZ;cjKI*O_d&5w1`{9TR9~k`v%b;
zr1vo{{9GlGl7aesHf&YR!~DhH@i3^KLb{;ONWI{9FKBzAaQGi&Xk<E(VZl;7IrlnL
z<;!wl$xgvso^(;M()nVA+dkSviZu2~`#OG=D80n5cm@?sQrA%7PKjSw7kr^dYrSCK
zN-1)R3;vpSw|!_5$;$5pvU3Y}G*R)-*|;Ym$$>FQ(iMqy60gWq(9k)BS;^AmTqB_t
z?6JLE-aff07es35pSlaTi*!tx`AlJ+KJ5a%S*~}~T26wET(Ui@eyLjC_D5XZhnZ@=
zuOl<J_!?QaaYZVTgNHi{u77dTZ8IK}k0<8-6S+G}#Y-xDT^NKW+L)I6wNz+A^+9z$
zG_vi~QvG->*PpS)f9X#w{Y4VV5q>p3kX`X;)S;}oNTn}}Ya5U0Z$ZPa{rTZ9Vnj>O
z%c0#?WaB8SH!U69Qc4@6Y)(T;8m4@lSX}ops$OEUCt4~Dl9CFvjLFeuONBbLog(|L
zBBhzyCS9bko5Wg<;>eWagXQg0cmJfid^@sVh9l{`ykW1@TbtDIHEZU-`x;rdafRwy
z`{QPT^u$Vh*^2D8q*o40w;0(_x@~N%<rhznb@78-xRzbjNmVg&J>;ee!r3H|7mji_
zol9nrOB!-p(SIEB0!G$+T;7&nH@h-Eo<#Nn$cl<rRk~v?+U|M&`6ELc@`5&{OYHrn
zZ-@eIVr>FB2@5OoMIW-`DknwSd(HgDkf}!2y!#dpW8~(!O}orEU2s{;4UKj~DbU8U
z@R2n333!w{7~NXvY+dY2MPt-YsSP_;pbaJZ<!lWKKM1Gfcpg<|H@3|e!biwv@r5ra
z^{l(qkw7gJXd{t+n4CVjSzflgGhr1iJxi@_RJ5)<qEuGq+&L54J5LLf<|pR8l^?w8
z!&}S0ea~gTyuJAkfB1-J{mdKx?(Zs(_@g(6Z-3*tw@sV%0&Obuw-)B<(<adG`jI=%
zsl|hj`GXI<`5$im*0oPpY@a;)1It;T6zF(T`mr{vTA10vQ&(?OYIRlZtl5~|9YSkv
zv@olX2Wr3MY9i9ZUnG5U==hD*J_%&(S?<lQf~{Za{RIoSWw`(LZ@%%3D5~|zgFC@L
zuRVL`pIcV&cE)_|V{30?>@2W1{C=sV)NQxP)*(Z=Eqh1C*5t8pDZadLA-4$llsdi;
zN9wxU<$lI;6yCI=7T&2Nb=2O^D8s`os(F|lPs}wEFIVQ6obVo%`xu|_s3>}eOn>i{
z(kJ$QM#(SGdDr|4Jba?`7Lx3%>_5BDnv*1r6mY-Q+p2q8E9(<Ew(rbcJ$H3opV$u?
z3zSOt7bw{ML(Td`3N>seX8&3q&Yhg^TS@m^@))QG=MK&tw0+|t_$3vRy^k>nj()w8
z$Z7{sfv-(}&Z$Z1xC`1|5?r$PGfD~z{9SSJgx;rB;AdKV#fJ+VeM9I;!&H$cN>46w
z^!2f4AHdgV6>~g!h<vT+rIeBatn9+X98Zi=x(2Sp^kTd8v6f$mu@@F1%8r7J6Sx18
zOS+Vrl0UimVb8}WM)G}6(N}zru;cg+mxE2Y=wmi=9kCphBi(UbuL_pF*Q;>)3FcT3
z+Iz5<<uBPdW%_AqymjY)XuQiG+|uR!`0|vAwpFs+aAX<W5=Pe2<m|gHD)&l$TN(MV
zWLp4@{Au~KukYQT9WOwdd3XVW>?p(}u@?zPI+CF}c_@+XMi=TbVF^1;^V9iQ;fF?V
z+YKTtKT<wZw0Hg5ud{X^FBa^Cc>cD+_eHh>a#z;;FWIipcHi~spt$Q5PtJAq*U!qu
z!Lj+MJ@3+bS(S~cJJ=U!TUq=@ai33(k>4F3dViu~_az=1*-opmL{X;Vw-hDPc5%ve
zM9JG;mjp(3Uvkc6+LiZr{`|l2H?}S#Gm#FCDI@QvXqBiUr;iso_=ebz%m()MYxNYB
z6zJg5unOtK{AQEPLS~(mO{DH*t8TPtt5f=V(IRdY@3K*m%)2{i?3-4_ea`=5pM&cr
zwu5T@VDJd_8C40-N5*th)w8nmAN4Gtp2PXzRSW7fCO8zBvXXP**Y(`c*ek~G9D4`@
z3gE%3-u{v={@X)e4Bl8d|9WEz+$ZxBbKT0P9(>Qc|NXC?{G;`A=g!|<>^^zIfS#sf
zZzj8ok?T>%-V?O|q)$S3&2TNNpkwpb6g2QXVXvtj`ecvFcr(^YvfHxvI}|>-3vUX)
z7Ip=y_c6xq{>1|Q9^-EQ`QP51Q`G5K%6*JizAAc$y?^mh#ri$Q-Q@pfcScdCgU6Ou
z*3`<`qQ+kr_r!dU#BY85vnz8a4jhoLx?8GSKSswW@caM#*|T#eZoH8`8Dl5xTJ+^l
zDxF>1Vc)fjWvr9w{frCWaGz%d_HFy3ruqM+sFClE`@*t(8M=Ah?_QVAc*E}b1)BcZ
z0>w(G2q1vKB_NO#bRA0{C}`l#!VW_vUt6nmvv~!|i|;5<u<b&fQc)~#s@ltl0{M<~
zV~6ePcsM`)-#iSer;v0M$<^B~m8B;Ne7pSQ+<$Vj`F^<!Qp=_>C4WWSKJusH{KUKm
zDI11PWM8!@t7c!t+rMI__>skoyGhhW@(#O;>YL0gRMyK2741I39<s-C`M(kzl5IpT
z=iaBR-?QTP`5j+3(aCLdQe1v+uAKhax^kU;;Zpq7!iC%-;OKYd7Kg(+J-DZjElT>H
zU7DD4;WH|J_*2WbWS7^wO~!ZpR`E^Db@j@)!-<OI0&Yn~+-bSM<)u}Te&92Ux#d9a
zW!%X3TKTYLVSi`D6Z5-s7mX;VTZereU*z=jMGn3`_ApKoxs!1=-GkN7DcX4Hl|_q~
zc#9*T)AzVcaUyONY5e`I<`gYo%ZZo#knFlW|B}N>dSofuO1OASKUm1Hn*=RK6FKja
zw^Ty+wn~u?^S|6=^$MBwmD|^Yb#?daqYd}X1*Jl+gbO<Ulj6qS82OotW_^7<yi09_
z_S+<i+$SGuT(bgC)qek^z$-Cfq0=Y+btrv8pZF)>T|~EUE_}4IQu!TuU$xj@6{Sko
zdxzU&KrjEy)}2?rdiotwz2JSKCgyun-F?{ZUhG3(>akm?HfVwBG5)ik9dy&Q*P}qS
zPuNa+6dZiDYM<EO$0qq8klxRDbOOFh@#bIk!E+EXxceF9_ZbJ#)|lJ4bIi+U@w){k
z==T|wN{W2pc3scJudbUY_-KJ|IjNUVDwB0Dc7Z?ft#wQ3mfCo+$FvJytMulLB6m)F
zcd>h-A^N0Ys<0EK>k1qCp1|cNX_S`x9PCwhMcz*45ARvEf@VysX^DI~GzE>n7Iyrk
z+IZ2&VilBCV%H*amlLI9_OV!LesX^QL_RgKADo!te}3|+Vm*i2MH{GRwJYNP{Nw(I
z*j0pfQ?Y+pit>>H4NHGjpkUjEx+Nv-MX8aJ?=2{9`t#z3-Wd6j^21C}zW(HfWXpZO
zjWY{16~DGn;qDi#-fw1+=1tOX0h*$}Sj?X|a<AFMq$E9>6n%Z-mlS;s^7v25G31mw
zU3bov&nevSrG<;QRltdxQRI7pvNel;wACsWGT+#j@kLMaJJJ)9jCQv&PQcofo-qL{
zk*>l;I|vK?VliEj($mvn@gLXkUsvnq?n&sAiTR#8bN{+ALHPROKfBb6Ctw}YRj6K@
zIx%Zh{1u^3{Od#dgg)_4z`Ka-{fs&a3;er`IqCd&=3_-4y89XB_Zf@69`Y3!lXHES
zJ)V&K5};4~>JJ+YeL|o3C*WN~?!&BLT6-5**8$CcTh~=Qt&pCqg!Xcxf~R<5zBjeV
zR}VEliRPcsI9=Q+`lPshN8|`x$^z`WJna1>kE!UF6UEQV*QEGEdkM}&T!wR|_<fPC
z!Is?1Xva)CS>(s(6gl|%*e7BOaVs=ApP%G+XPLrZF+6``{d29@<3&HV=lb)@`B?FX
zI$Z_#tp!D1o6@%zIr{q8<%?t7hLY507IM6FM<K&*5_Gf`Nv@uN^R9SeK98T2qlsK2
zaYK`*TrsmuF~i;)_2e8+_O2T_9tb2J#4vymCg}RERAT}TE2Rl}ZrKho_F)22=`j<q
z60Cx+0>=0nS+{W=>$ZZo<>?dex+XBLQzqaTKmRoEa0v(j1Q0*~fiViKsCZH?@tT<L
zRFi8Y3jaxb`jn2Z9^+G+MI(R!0tg_000IagfB*srAb<b@2q1s}0tg_`r$E$aeIKe%
z&Ud5xph*k}Ab>z`0vu0zbE6gl2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfWU+ZOu*02&96*IU#L+2O-70*;CVF}J;7QafWW0H
zFacjx@49Yselv4YdSs%0cP`yM=;H4sN>45RI<N)^Ab<b@2q1s}0tg_000IagfWVjp
zOyxzj54CDzV~WP}#l};k3Gj+5qpf^NwXr;>&*3C|>0F-#R7b!sfiQ9LygeJ<RXHis
zh5S(E<_F!HOu)mswkr`N=}@T)x~RX`IR6#9CX<ou)kG6;JyBfw$;s#sw-$Ob)}{0<
zld&FlE$nID1f1$6vwt`_eWE7h1=jqv6VxZHif;mP-rI154-yw)zDFz0UTyxbeWUF)
z9`{4#vC{HSxjz{g`72(Ej}$NF77@$QWLCD6V?}*gQeCb2!`0E^k0jYD<imolQC#r&
z8`w>4s&2HFS&*^#{RIiMqcF4MdD2l~Zwr-f@;0<C19QjtF6;PNy!0J@#??bqp}N>m
zD>Owt@A`VfdK7s=&btB~=vd1hOq=SO*zG6(t7dvVQkt0eR!qHf!;8oI8ATY6KTw1y
zJBd+V#@l3+Y$oo{O&0RuJ%x;Vzo2#ABZ-tM<dOds`>kHV<|WE@gIboqbgL=oF6@7@
zYcWYlwv4<hOflDM{u9NFyLr_0osf=~niupt_bYyf*GqI!-KLUnGQG4jt~&9}<682t
zmRpX~eV0+j1o`29SPL6UyYc@ulxD}!s8P}h@=%VWiV8zHDYktwGlod|UF78SN&fnz
zys%JFQQjxh{Q`}l{`||wu+X6{a%JWCjcx%uYG<emqVbLeuD^b6uGoDN7xIPfejRlE
z^~aCXC;JJFe%`BIRrEd?z1aws=&rrfDt_DumNkS$#9tgjqho2(zEIRkCATZ%`sDV_
ztsBM?NZ$*ce{tVU&;SAmAb<b@6C~hXXa!N24OKZz@{hLMT2^Gze$?gveU3AK;R2q3
zhwIXH*vf{p*OlGdkkvK2uq@M(WVlt$^m1h8N4*TIm!NcZH=}M<x#f&j6~>ew{lu6S
zJiNu~PMVH7DKw@sGhZIlf`_u$dg(-#VE>Aj=AT%+n2ETk0`?6S_a;lz6{z2$nid#i
zX7qbwT=-xYt;6i2#-Q34wLY=4^kA1ayw)b}bH<d)`O8HsW_WT#Yq|8FhSu~L8kYCx
zTV9Q-vv{s?L!b9urFV{jZYYb4@;#P&A>VuvwS8Ih`F`ZiT;WF?1Bk*%8?E<NcCJmv
zJ$n5x{~WKw>ngatTY>JXzAuI2iMdb99U-zyQFZkk%jD4cNIuN-Jsg()&cmR33(43$
zmrdEAZY0ew%;TRGCejW9jpaDM+4LA6x-$T~cRS?T@%p^$w>ntWViYlHm<!q2aMC>L
zd?U(-%}b3ncapv<%2>%j{^Azku7E8h$>$B_Y#QREJSMUtwp&_mEZLrI)|T-!EzElw
zSZ`q^QZ4<}HrFw|H8Sp6rT30Ig5fRSNYm?e&D&|4jBx{RA7=i>+tB(9Os^{=yRq6$
zLB=&0*d7Uj_4>~0b4dfQ{)B<IIIadwy5Lw<>`3SiD|_X$W4q7W%EIJ)&z)=*vR{&`
ziQIWtq}`o#b)Dj-RVV`~7<zmISM=MmB9oEaQ{My&8x?ylJgwIyV|~4LGj`f1Gqz8H
z;B~L}ccmA9$KTkxjLi0la4%HSJ~@;2NmOkm?UQNSCraIYcQxO;k!Z=gkcJ%)_c;z*
zxcm0$lkUxiU4uRuws80D(<j}V^;ly?PJwl#4xd!%z04;!7q%)Z<xl6$*=aj|`{u$&
zWpFgl_iq?K$-kI-i%32jDa%P#Xot21`R3%)QCYs^BTI2&o@+;6{+X>iWpGoL?creI
zb`OK<E2MZ;t+)p4KB|5{m5=AczLqk~%B3G0X6xf<J6>HWc%RI_W*lzAT;|7~`?VLk
z_S3DT_MI#F_K^>V8AM-g&)a?LM5T{C_nw0HN$J%S)gi150tg^5c>=l^tF(|_QBaIv
ziE{D;_Fm-e<vK>`>nkr~BdCcNNQ$zC(XB;^w97d6Udb(QP!=OCe!duS5+wo%3`oH3
zuXKL>cB@A7Qmy8XJ%7G-{nOZEA%IC0(CLcpJ;vuN?EQA4F6N;!L|_O4`L>Y{8yB(F
zIO*{euj4)L9700?0R#|0009ILKmY**5I_I{1Q0*~0R#|0U;+embsh4td{~{~+sOQs
zZxIpC#0%7}5zfc*p|`7ED$Lb^-VzcR0)-XWe+Q+#Uay(QdL7=-f-^&Fx&MZvd;4$0
z&lZwuSf)BwjFI@3V#G<5#TU>jsjh^nj@3qz+NgJ9i?8r5q!9$9N3e|E7ZH7;_qx<X
z009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009L26j=2$tS+On
zKOs#*U|0h7>DAX$Ob;uv?%JLDmhQ?^8i8&E0x4|&dQSV_NYrz)-BvtuZMQWjkHGK*
zJlQPvtYCECo~%nF!{hs%7v6hmbb(z<Q;=0%_*Vr9lrRxMU?c*`uBGT*)4oi`uk$66
z5y#Q|w;x6vMDxW(zt}vVTm%q6009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{
z1Q0*~0R#|0ptu6u&sf~PBl1xR?7Ek+Hd)#y0$rV#kLAPaj8Ts){N|{a$nq{FfnE19
z?wV{NQM*|yAIpa=DhxlH?PU1IECGQ+38eQhdVD8isu_Q-P^tur00IbHdIBEbFIV3g
z3s0$^VjKYk5O4zC@4=#<rl$}<009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{
z1Q0*~0R#|0009ILD7HZDrq$uD$Mns^ZGVzl@9YN2{@3{E>HgcG1q2X4009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0
zV1NRHy5&u0G3CPnhS=Ct>9LK|Od&7=fkEAdnE!5LJ{(%;^T&tQ^kg(_M!y<I{&Muo
z9M%$t{sbOY;Jex_J!)45lL#Py00LtcNSZFcd2Z99W64}x9m`^evQRygR!86H{I`vM
znWI}`(*L3c&_uUE9KE628pSU^2Ij8NqBnO{oWckofB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfWV{)4C<b`fxASXA9#~vYtSNh0o_H>(XLYT??$^k
zmUd|g*c%rIb@Sp_<<5+C=`0)p1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009IL
zKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1TJBLT{kH1niQD5Ic>E{ZA<Jap!ei-
znNj+eT~?qt0$m8~x|ea+q%^cQr;FA*F536c-_3t_$IF_Of}!z!O|J4iK;lCH0R#{j
zqJSP$+cRr}YKe9b@J>JvDxynpI|-6O;SH-D&V`31OS=dlfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@JqUz7)aj+l^v%80q7DLn
z2m~Vv<LK!TEr`V+fB*sr_$iPKCalGq2Gb6$Ab<b@9SI~Im1<jveOFr|3Lt<00tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAaE%Qw7Tp)RITQ;(285+k1G4<ua0U-
zEGHFc{{%Vq8xv#I>azDhwVKmn)lG~1!DP1&=HTLBmP9KEAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb>!(0`2cg
z>$b)2%9pw;-m>)ka?4rFK%j4d_IC>Qy@-)Cz;-ecW)^|~0tg_000R9AB>grp{`w_;
zPiy?0FzFE_#a}_Tlj8RwYk&X(2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1t!w*tHFXWTU@t))48^Y>X$SB3X!r<++*ztBx-$|BI6z^?llcTGxL
zY0lpKeHPPI;eFcaX4aAIZc1MoWzCpZbLuT)4uHiYfB*srAb<b@2wbuP$(Yyt$eYI;
z0E<Te0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|00D-Xx
z4C*%$n*~3rdmE3QZnkvt5GaPgsP1iKJ1NHVfhZ9`009ILKmY**5I_I{1Q0*~0R#|0
z009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#}3K!H}b8;05MG7fB&
z^}t$c-q6&qG|wj&fdL4#y4^6yewT3oi%6S@`)lcZyXsT-wkyGW1Q0*~0R#|0009IL
zKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5GaPgb}_<i
z6J^}$?xr^Nn2i7e#T1y7O}_MqV)_$xF$7xO&^WT_+uo_zStRq{+F3bDA%Fk^2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb>zCf$df^3YE|G!iDNCf<>Tj
zfwtERw=K|j2(AI$Z!>?<Zv)=eZ`A{>^1WG+8SPCdeFw7Zdf{D@(tMh;H^1*CH#X4c
z@1v;2&os8j)c6Ii_#<V;9|aL0fB*srATZ$q$>`T_>Z_w)CQC%1FM*`5+C5c1a9oXH
zsXc{CB?J&a009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009IL
z7@&aHH^%ACR`jw*bykj22=pp2^qUoX4b0Z-@J2_rlYWq?ivR)$Ab<b@6Csd{W-X>~
z8qIQ83IanBNQTnto<`YD_K=W)00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfWV{+w7!+G#T?y2q#?h<d#hSB)ik@I{U#-*F7Nb?t|pa>k=3F{
z{0+YJb$?^)GO|{;G6vc2GVW=v)h5u8Z}wE{JENifCaq0>livbt!a^1T2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0+TGDhrV*{E@138fNTw}
zT<EtU>LbunAXevF&Kt}OGni&twvug!Y$q*+n1KKS2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@BNEW9meb-_H(HhN
zD8E&qRxxytzwq-)wQ07^><$(}kxN$~yPvV;?YS*}A*EIMj`CX->Z2DH-lN+6P|y&T
z+DE`tMF0T=5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{
z1Q0*~0R#|0009ILKmdV>5@>PDqFqPb?k2&$A#~p@xCRcsYoB%ow2Xb0z^qF^pv5hV
zcFp5<HwpI5GoZT+uX^V`kql@V`z(Q32q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q19j3bekJv6P|cbeIjY%=Uv;
z<vYr6RcN2ZhNt(Lnayg`Y@6Bb+o#0D3hZ+$W46xOy@1``64<JINBOM^?b8jNY$t7+
zZ8LkHg)<8Q1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~
z0R#|0009ILKmY**5I_I{1Q6(5z?<K1EIrWsN(}usDEkPFsuLmL&F?q%wViM$<3v0e
zSqTIXKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**_6W58
zg_N|YZW!#T-YO%jwr6%n`ArIi|Now*y3T0QY<(MTX4e;G{E`!B_X{c6wYJ?}a@(qW
zNBK<(9sY0q_e_&!>l<w|yS^yn2q1s}0tg_0Kqmr8CxyH#GyiAag+xFTEszv)?buEV
z*=+=k00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfPl{e
zBl~@nsRxG0poiEtO&3St{Ln%j+3%xFePd|rpcHp94iT585kLR|1Q0*~0R#|0009IL
zKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5SUN_J;3$K
z+UmB+R^?meA9|8f4f7f%)Id_3Cfm&JID~e;h}m&N<1Scw?6@Ns*z%kI`r;t(-^<$S
zw#ioITjd`<u<N$NRt5W@Ytv+#*?laSst6!}00IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000Iaom2`>Fviy<9w`{3pot8B&^%;6F00&n0X{WnobXVFg
zw)+~k)_y73Z>F6$#EXheyJdGg{|7oQS%iXZuXAmFQSpFQt?kk~Th7d#`;;5dGFmQS
z*zLDmu-`MTTo_n<2zN(mS`|NhrqvwPvQEny%s>DE1Q0*~0R#|0009ILKmY**5I_I{
z1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5NIo)vm55}VM7JoFxB5g
z)>gMo?k+#|&$Tdi&&%gD<Tp&@CHfn-X|m1ihGi!WQw5!vzqO!&HxIk%y<%~86JtJX
zsM@qfLy68OvbMTya(DTo@2@R#_q=>gLw>_VUZTHYn<m@L?r+)DMgRc>5I_I{1Q0*~
z0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILK%i&>
z552pOh?73*UW!$9XDfa5{?5vcrIa4aQpdi~={NTgg6XdA5Pz?-yFkWOy2HBwz1~hb
zT!$`*O&4XyR`iP3j&9LI{SDF4tp-a%009ILXd-a=u_l>A$>L}-6jmBVVDJLT;F}zL
zi&wm4@NG74k$qQl7jh9m009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~
z0R#|0009Jg5=gqNHGuMc-Ot!%xV{$GSz!5aXmMr>Xt$iJet2&L4Rz`!>P8zXwaRZO
z)W^iI+ut`dv+vxY%sld!Lus~9jpn!L<-?%`pDm!>a-!ee8$qi&-RAFYxwo8F%k8Z-
z|7#t6U7HxY1u<>foAlY;u78vASDl%3q~fjLmH%<rF_(wE0NO9MfG$G#3qMkXC@-xT
zul_>e*SDLq5M6||Wjpb&m*)R=z%eBQZm)fF-E1fATcZR5O$0a>Zh}G<0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0+*6NlCJDkU+rS0vpOBu=(c>v
z4O0+-5eb-dIkPVs(ehXf0tg^5K!I7)MPuERwas>0egr=y6xp~uPm4b|ngEAw!CjN1
z>BoUCMGv&Kp*B`IG}Pw1ZG71G_asVp8`9{@&;88kmpQN{cGH78U1}lraX&sVq5c~R
zRX57LEl>AWZIrcUDx+E2P@bRN_h2%bwe4>y3qRUleQFP0;OhS}_%_GU;!w83ajXc-
zL;wK<5I_I{1Q0*~0R#|0009IL=tn@$ex#r3)I|UR1Q0*~fnf_IT`nNWE8NsY#k@|Z
zRk|(TX}e=8r$@BhL%-ksg1U{Z+w$E<G~61=aGS5SZqm^yxvoB`<@Pl;sCK#yVqDAZ
zHcrad3FOxy=fk>Los8y}$K=CK>hx2l^#7`kFRDti1+|K;RsL$10p`o;v|6j>R_lk^
zSlDByR2%AU#B^7@ddYj~Z08kCj|=IsTIYdHSjo%&sP7f(mb~u;(f|UZ7PxX}6iYOt
zSjfaI<Dq}r=c?q#&pw-R)vGrSnL)Hx*fwUK*JtP*^@%UW9R=GbNdMJ?U+KGz!GTw|
zlfGl30R#praMf!E+T4H|GXrX;n9W@EV?M@xY45}i-aFVnF?*ZSd$ab<>9+j7jWy0J
z#$758eQ9IVeN651w$rdJ_HAF{a`X3zuaC7JLe(q3ZwQT!y2)hJ3moq9u6*Jk+rPAr
z1A~&B`{JNl8e2QM&64x^`LIp#@y}k^9z_hp-hSG(-){aW3_4#%WpL+Ry2Vmk<+mt4
z@NeIc<-0!VHjY;D4L$$r!Cjl`*4^xl*yZodZkaRa@_Bptu;qe%nKAWi1B*n~xoML8
zuJ#>LzRP5~YQM|IDUQG;A<*we)NlQ+kq@2eZpYH~0=nFBN&DRzbX8vWumYp5Qu^WU
zme_8c+Rg87X@e{6KF!+qEttVAtKXIe`Zag^taG=Y@C~-Sd#fwy*J@Pt2iPb3taG<-
z{|&T!?Lxb*_Hv`@fxXK)djH<Mo^zV7bIqi)hKEpISC?$6WB!f|a654;*?gUKmjJ^q
z-(@%yM*sl?5I{hw6*ZNpDU~EDNMxe>bW+Y;rn;}zbB)VCsZ?jnly%zomadlToSAeS
z;-JefsnDn}RNE@tR!bd+Q7ahAsMH@>y6ic!yv~-nt(4x_C$LuQoSW=ZwPDt<%Qq~H
z2?P*8009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0
z009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{
z1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009IL
zKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~
z0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0
z009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{
z1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009IL
zKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~
z0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0
z009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{
z1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009IL
zKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~
z0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0
z009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{
z1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009IL
zKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~
z0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0
z009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{
z1Q0*~0R#|0009ILKmY**3L+4e(?F}kig6j)^mN!bt*YgA*K0mK-Ff-6fnDYI*01b}
zH(RcH>RVgIwzrMuvF@&)*K0Sd)>C;byN6lG$?p7C(`V8O>daI+Qk`~_fo_~us=MjV
z>)-B{x4Zo&^^>&V?l`V|%<j7RbdxrkE-Npe5A%BMhIx6Vve5Pn)5Qh4)%@N0wtSvv
z#~V}PCgm|n5-FBGRLiGx>+9#`rFdO=*N8mqQ$CyLD(xzl*UDS54W;F5i`iKGu-Dru
znd6GP2Ps&WWQP4`OV!5ql(z*WCGIaV+0fO<a&4BIZ-+K*E2FghOOw_cdPCWNE@`9f
z&?qS&4{l5zLp$1M(oO3(&uv<?edgZAl7>~^w}nuJ|L4911~N0*(@L5XNucsCNz{sp
z@-j)F(tk<?cJ`Sdn`3hmby6Oq?9b+?*tT_2=5&(cCWW-iGfn2~&C;q_3u(Euh4gVx
z%{Z^Pr~cjw$wU8mPko!Qr)twuePt$6+y12~QBk6@o{8+RZYnKdd#&1YF3XimXO8T#
zF@mla+li~0{!rKL?pwjdoa|eqI&(>BiBY@h&<$lgoy-SzI<W<^Y&Q&LI{&N9v155D
zDbO<QW=W@a=Qgk2S*d=X(MP|l`O*iRs~g)(L@#k!@|f6tmrXKm|MJr+nK)&$T)rLF
z#zGaO8AgUinZ%q-r)8p5vU8-UJQzDjAMA8Ps!gY3wqSkvt*mrjE+1yuGO&%?@a)iy
zyIGPa$>?<GCbEaTR64Ztua-X<+U2HWcHpwo5t$?NjmxTywJL7}v{uTfO=Zy{TiZ6_
z+OfkZe=6y04;?EVsZjFe2xkju_n7TNjm>fM^7+$o7>DXWJf*_N%B=V)X)RZ7$Peu|
z6|L;ENFF6sk0WlX!-t1Fale9zotZvwwH@6zwJB$$a`gzHWum%vflNuiNjDf7i2@aC
zRlY?^*c2y;Qd{a&TG~jtL~7b)g^7_zNh|Uv`Grif(tFb4n%mI!<ae22x-2gnw~a<N
zqFqVOrOsRRAgs<aQpEL0V5CkI*y+tM2_v^YWwoG|)8mWe?@7s?oPILWr(L%#bX%*m
z*zFQpl`q#F2pY;%w+ELiQ?(ew<7L?-Y`$?b>*q;EVtcK8T=oNDAbU5X-PRDQQdU^@
z&uNWiDbl#5G*0E^2R+<xDY9A;T`y_=c<Wj<yVhm)%xMv(^q6*KwTm>CcUF?XW+eGv
zpk|fZ2J$Dp%qd@tPRV29Ua3eyW$Wm262>OpveS}`wt2}7>68bLT4Ji6M%s9~b)4Pz
zyvx`oJ4|i26P-6?pFwhnPVBUcSEplvGIm7fYWp(ZrbKp7b~{@Q<-w@nqWBwiQubH*
z))&g*B$1i1J#WY}YsVKmYj~-}6R>`Px_)BsxUA2f6i+wXtEa`X{!IsZPu2R2L?+U5
z*VboO$K$Lmo1vv>EV0Niu=}O5^|tfn&y-c*PQ7Mrrpq<y7G}A%{5gh-bc_m(l$PVa
zHtJkDPo^dz#qS&OTGXD(vS0^a7l8Cg?J1t++kM`a^no2lHc!i#j7xv$(2dEIOphYj
zWp=t8`+VuVbbYH=U#y=R^ti+&>@GTSwPV>)MS_*1hh1Ev<xh^^iEJM>r(9l@=~xB!
z7!qs;XVgU*hB8z^V)u{1DLLYw4$iDcv&tmWP4Vo4PF|cY#I{)Ybm*jys}QC^+07!9
zakqJ7d2Wu3yAJg+_WonK^7H+-(R&NKoa-8rId*1Rz+|uP<$y1J<a$aeBQHRMz;@ZB
zrOUGqAjh;`LH2YH_Kw(y+$&34r1~eXSL9!sWGMNr1^2dnmR<P4p>b{}Ic~N&2&My0
zhbecSQ3suNLT!e0lkJj9n-o<R+LYLT_NeMBb#S9qB)!Iv*K0kD+#*9sA}zb6Z2z-+
zSnY;<|5P2y`MXWkX}AB1qJ@PhP1!J?PKOl<D2k?RiCyLL>Ad{z>Cx6#>cFdNG3GIK
z8N<S^dJE~g%hS>sREL>KZj-v^hm3rxe%NrRXqd32Y>({8tgpUnJW~Dbrbk!*@WoxB
zS0{UoA+OhN=oXZ_W(RS}%b4@cr<6|T_|<YUVz-twUyl0uHd76M&qzgH{P&YaSHJYz
zt>Wx8hP+<up*yv;i<R@J8n%l=Xl+g=JY6p>`L4X2cSSbeNI5wNs5a4RADrhOtX!3k
z_B0$-eOaw{v<k4-81j0phX>sv<?tcqX%bqoP5<h$WWH=Cc{$lK+`PyQgN^Cw=~Bt%
zOxr^3jwc7BtNJ>gjH<p;hac1Gc+znUyN)LZ7t(d#Gt5j5MhBgZJRjuwo<7axWrmDN
z%7%6z$@PibB;-K~*z)1@bmWE`_MJMJmJLfjeoU*|CP)Y%fB*srAb<b@2q1s}0tg^5
zNdlqiW^KZgu5=tG>Cipy`;fL@`PYej#uM9XLaJ}@)mKYDk*m+i<2w4O`rKyY6}d7&
z-t23*-lS={?@FXxT#Y@HNl9@fIbiFn$}{AnCmE}pO53Zf+FbSdN@8=X^*&!YnNC-v
zy+HEQ`O!xzPs^tB`L3RdANtJlAqlT-e9~%9X<eruY|5~!bYWY|ipqbbbhC=rnP#~*
zuY7r{IeGpCeUok2<kPK&7qqrz%(|9GN$c7^Ds^Fb#mK;1*ghkJ@~I2UXN<ir|H8IR
zs@deivb&@us~1$KFD&aVsb(%{Tds7Uo3{0Ad1)cdm*MuAvim$Zkz$GbYnN;ZDVNAl
z9_-ZqDUsRD%3o|z&6c-K+Xwk)lN-8G_h7Tq-jbm!Xa|XVkjKTJmF%W<Y`#qw6Y1x~
z)=3`{$&)er;KuA@)0AAy3T6XiY%%v>M<i{_lzSrC32h&0NxSxwTI}hpuwfwYOx9|+
zF}-WL|IO#P4Zp*r>(?T!wNKq<v1wUSMV^a8NV?W$l8wqxf=FsBn9p!IQC2D)xKeh$
z{o6MswTeax8h2TDU5#8x*X6Yy?W|Pm`aRDvc}+WV`9I}T10Bk<-#!bfSMZv=^=eL@
zQ5|YKmTfhyOND9qYEK+ar-%EfJ8gbX+*)1Rs%|7tplZ_9F&TNtN9(7$8L!^o)2x#H
zOrt(&JCWE2Z6C6v(_uES6Ls|(8%RsGcsy_OwfoznlAWA1+fUe9jj6Lzjdfa1o!M_I
zukNzzs@psp!PSqh%j|nJKby-STziQuN^7}cA(2Tf?DFSQB3nh0_MMSIU6e`o6p~}N
zJ&|;Cv}{D-mQqW$Zndnf=uQ!2PN&I8K_e#*GL#29wSO`)TgtD?aNU&;>dM!TXW18J
ztrBTEE$&V>jarvBY+1=oQ<9Hl5lG8&Ux6$~*7#FtNg0*@b#?4SnvBviPwJ!(Msj6L
z%^E9Xr_vO;Cs~qqwXkijC$Xy}vu$}v+CIoVSn`)7N-h<)%Z_Ybn(UQ#(rB_SH#g|n
zAd=bkRytcsQWOWPa@K4|6Z>EX`K5Ywjij>%`*=EAZrW;M$@gDC7II#G|H8ZHE<A5{
zPLI=R6x!BK?1N2#I+TvM?Ix6SH~S~+b6U2MB(j^2e0;mGDK&H~og<Svl54k*$yM7c
za<^)-ov1U?y+#@j%l4vF$(1U>HNh$At8#eK_HH?rLT{7&A*FnW7Ufr9x)}Cfm;~&S
z8`_8b&*r92pmH{J<*K=M>Og)kXFjX#Fl}*fv9i0F*Y3THmbvyXP3byGP}k~2`eQlG
zHFjVlwMo7k!uFqCS+%tyg_N3dQzz9m_8?=M(B)9>?pjxB!$z<vy?Bk5imQp6E5(MJ
z@=!Zoit9mb<8PJ17BepY<rXt`XXnqB-T8IX@(j<CvBShZq^X=_BXVL;o{qvurqh+2
zavdOZ<vIr=gV1Kj`Q>qmOeFTAVY!M(os<blwntnrt_N*SC^K8FpPk=xGL1FuGK^b(
zeZGySKGjW|G(U~4^*Pb**f0O}`t};evlewjW|N6(xhj&&3Dc*&P`ewkmQ=JM_bVFF
zo0UI#7A3YVSw~q3orkrlHnwH1Yrsgig<9syK5pA~jMUW|YRPOF*-T{5rPQ)fMhYB|
zzeLInGs&i$J|FC(sV*rGyqeL$h&1F<KFp``wq_rhk7Whh4jNmM;wG(9mv6GHbcTJ5
z?KUiD0rCV7vda<e1`)_E$~KVLeOH>+rH@vn%j7C9$w=fcog;5(-E~;2_1JDN(u^EM
z<X{!p5_YSZa*uBNk*Pr^;~LDRHe_nO<su>@D`aQK@~jE$(=D&JyGov)5A*r+Nj|n`
zX!hjnmth;uNG@jOjCN<PcGJ+36-lth_JHh)WK@pfdP(k(4dno%ZGl;(!bq2w<jn;s
zWY2@cZMFQSP*sfN$w9s>8Mdi&@}`VT%l{48a%3RA7ba?m$;M(=&~B^IuI22W&Sy&<
z<JMa`#y)u>_x#J}HrtcsEj`3OQTI)H-?_D!%UYt)M*h;gaw5|%xuJc!7&UD+m41WT
z&|9ZvmJ8y5oX;3J0dN!UNo5Oe$jN#+NM5J3Y(qMZN=lv5YE!z!_J#Yt0$c3Uvf^c3
z-Y(zomNei82}@FS<8u+ZthNuf1JfiOVr0x_)G}qlX0}LIbo#wS)yVRO8kS%)<t*0z
zlQCO17CcuZlzr7Pft716Ww(>4s|3^@ON{LmNk;wxTk^2E&fZvl@uJb<FWF{OD%l-W
zC>usto>J2M=^!%lZ{stne5@QVD|LQFtw`g?q=Dfic}BVQSnsy^yS3Cv?_X|FRr;&3
zqtbE*+kSqMwP)+^n<REg8}`B2hgu5D=BeVjA)lj6N#{f=Nh)G3+sC0$I!fT(SwNhG
zDiP(#_J{1Tlkj|?67!4$>b&gjWJ4*d<eDUw+qx6Uw?)!){<JD<EqgwnlI#+$kSFFr
z*=e;*uB)5OkKWa?O1Cr4i>3JPN%jT4-OtFwA#Gp8+wT`p`gowONR+xuc2X)mA4_Z6
zqJfllscg5o>&t36(ej0MXKZC-&zbFudl^WwUq4X_Osw715FX?RCgG+jQT0!TJh%B!
zj)kGIuY_Bq^f}yY=Hio@<<{q=U&-qFv_8AZcp}Tsc3AbX8*|O9Y#lmG)cH*{B`qBb
z<OSxN)v}xvpOX#9osK1u`xZfIA<?pzlI9oW&6Gqoo9qpg<fuwypC>OMgEQ&5o6Jn)
z&o&krHLMgYi(a}FCfzLK8FH$wv~1k1l6xPi+02<|H_NThb4Lhk)F!2UCp)IB+^MWz
zw44<F5BA;%K(3<77e4p)?a7^+PUiNc6Ndb)X@;Z|BQ%*Ps4S@&nmDrT(t&h96lcQn
zSf1`vSirEZlIl(;Gy~#*3Cg;w10saD3%s}JQ{sbBS!MmQCakD$pTw}byWc+j7NaDx
zvXJ}zPTkvo=5P08X5vimoSA#8>eQ*KTj$(Ue{R>QVpPmF6A+p$EDR8-KhLi?1??1?
zJc9}?7AEV2NES>dFpAqNY~Il#@UB9ZKp6u_1nHpx^CcofbfcuzC~cYnYU0?GPLKbw
z!k?=l4YQ*L;I5tK4kffO$77)=bP<Y-Lj^QWN^r0UNN3SJNT>vM3>&5?g@y}pg3&@E
z2TjOy2*@IR!P2n`=xGKH6`yf@57xM$I(@!62`Cg8YxfN&Rg1wiJRQ390J?M-vk)*7
znjoP9Zn=y0zs>0{j#gfTu>3(1ZRSa&Y4u^Ih}<wtXjVwA0mHf&CYkACc(Pr`)hdem
z@qewLXzyYQ*$wuvceHvA3;wAZjY;`xBs$)(9#SwFEOpN+NM$W<YsN@cMeK-s0~R}w
zb+HvQ(TU7;z)QohQ>b%uqiOeW0)Yv-W#auZ_VmE?iaYd{6w&pVPMWm2LE&i<6x)U2
zF=!P2p?j_^^3>0%rvxnIiVNlG0&6X!)3B^`!r;`S0mqHd2F2byT7nWjuYLSTV}jks
z{e~*iutx{n{GmuLg<i732oqS22f3lsZs|aV5D3$_)HuL>KVs4m2n|i$4wZ)-S&7`s
zMDJcRmK6AG*56^IFo<^g4Uv*cDZ)R#S~@#u-Jy~e(j)_{mmPkzEa~D<VlANPXP;X>
z=gJEjyGNxq%`oCdkjWyn(PM*|&m)~tRVH`rezIWi&W7;p49qV4qha~%uRptMW8)oP
zYiio_%Re%Hv^#R~u^-HT_iuiuY5BrUcKCaCDrPqRuyKxa^Ro`6*V0^fcdv1~x_!_4
zofmfQy`t|u=biYP`O)N?_I$uO_U-JJ=l3L>W4Eu~(vgKw0NEW&-gl??^}p}svZey&
z#$qPn>&<v&;w@=g@$R$U-89-WLCpBaD>w{JTR#jn1QE*TS(;U4(g>MQthZ75vQS(H
z&T99MUtiw)PWz5a?*90~TU*mj^BOL`dCQtBH+9T)R&09Hrk!)2ebQY0_ji0^ZciKZ
z1TxwEkkk0d!pHagq_=HRq4S>0&j0Sd=8t~#n!J-ccEzI`Y0sM8C%@ggaiA!Z&+dHc
zbAR&m^S|M;rUIg2T5>Y^hQeAL*l%;ZF#q}LDWcpPSB0d0hRm?{qMh20l9y?x3^g^i
zw`bt$fA>fP6MGC8ooFQVN~S4#c-b;)qNCv?mj^m8_*0hE-Hk517-pA4MQ9I)kZF4{
zIN9$0aOR|B@=CY~&)9Sl&&5;fY7ia0O{_?|VKkW>ZEtEinmOPFGVwAV@xOay!v;>?
z-5uRfk_mVn-mo7sfoO{|z%a{W2^7OaWa70S54AUOf~kT1k9#L4ljC@=rc5ULYm>=w
zelNUX??ro)mPtEgq4fl={&$ZwX+Cy$ABIej4$<JfcYFhvhrEh^^y;f)$t2Ts{FU}5
zZ^~p6eSF_Z$t0v@f;Vy8P>Y`Mds`inS|&7HCLZ2m-FEphLBoXy^`IxdOdRJh+AgF+
z^ii+LJDy~{tZ2Kc$|U?shV!2y5Jbs}tZQgjd}<NmbUzuLe$*b?`A9{1BYIQht{X98
z2=ZEreHvdt76s_ivur9fe;S`gEH{L2kK$S4@cf4&8!_U*m~VhO^0BW3=@2GsYY^UA
zX#R?AIU763ZNUJ#lfzEl+336GMm!h)GQ3D!Zr@<IKP{Cv<gq3k+*-(LnOsk*Ibl(%
z)(ri0F-&R43yr#;9V?Yf*_!t5y|JLKv?#WSpB?$70+()*>K_nZ3K8IkTWYyU_Wi@s
zNPPKL{jG%XwJLk-QY*HI!}#JAyYac~t(?z|&lYZ7dh^QrTv9-jsly*#c^|uLBi4Pl
zl3KjhBFHG4Y<coz>ONMjf2(mdwM#WVA^MZy5bs{KuM*pihGtthda#7^`|MIs_ag`$
z5AAm_Olv=Kgbqdzx1(D+uq=ZnF0}1%gqkuZ(N33(nC8AIm&vy7RfA-O?zny1<A<xu
z<dyy18H@{#97%f7!%LPlwR_7lUb}a2+u;q!V#@lDX&|pDmr2}NHK>|ALy3o@<@xI<
zdJ+yrwVq(X%E3&ACpNSUL%2*R6^&%tXZ2(dQ%4UB(uX41HfPnKb_P?4_W0w6tIOn-
zDD;GyTsP@uGE0^~N3={1rlK1lq6z2;|4=#g;7F8#uiE1;>773>rqLhqMjf9OsfN40
z{UPS#5^+dx^S48|MZ3jfzCk!##QXHt?VMiQEf!s!Ps2Y3@e6zxc94GlMkPJhIl!Mp
z-SNER13mt#HOV7FQ>t3&%XITgW8sxHokV)rE8<%(@+;XFuB0B$9%0{I$srE29V4j$
zxEw6f+rE7w!iiJ?=l~z;3hMM7#54U%a1}f+0bgK*PFK!{<3<HJG)5zaVM|oQVi+NZ
zVSyY4n6^j{Z*>4sk=}KF!+v0@04V%4Ag-hbz6@sBI{^A(sN^Xkw5uxagCYh6Slm7c
zIMVkHy~ly5D7!LRR0ab7NVpNm2BDBf4nou(2+|3i!oO?pC^wVBR}GG;nnn($uPszg
z6!`G7<B*gUVV?#+eo+XMVWK%Qgb8LDe19ncJe9F!x|8wwO`tlNq!UR~S)iO-b<Q}b
zsLHg1B1Q_7oA|OXpu=13<4Q5;fvSTXnIr{tNkk))RANhIRwAd|Kcv2c%WJC$s@V7*
zP*kL?#XF2sr3^-CYdF&q4FtzzW(5Ml07_YxauUU;3U_?ft4KJ+JCS@uWsQd9J5q4P
zbAz!HDO>mTL3YA-1Bcm`Gkxaa4tAoS2>yLXVKo%4K~Us+8IJ?!1e2HoskDzn8bsiZ
z=%}GsjTnXn)kwG^dXzXs4+Di&0!kGtfZ<^kuoa5Nr6GEN{l!p#9OhU|QA{(4UZ<2K
z_3#(Xx-Q*cI?6_qb_aem&ie5S{cN#@&gPW^IN}7!_@I+04;z4%_<fq!NgBwFbMyfi
z#!(M~eY~d9#kcI3grOs6f<-NG0RCNjr{X4pOvmxg;<dp8;z|c;Yjr|JTWmFE3L(af
zE}-nTR)Z8-APiHExn)S1c1ZB@YB*s$og?iWU1P{tLg7Uh5*OHQ(dn9{5)@dDWahaZ
z0(mv#&W)EMW<R?dAskx*iDcvo#9^%=6Hh}>`kA;c!+@WA448NG7?HI_RTj%%ruF;5
zNtvhM9E*yqHtb`pnJ!>1!bv)DF(?v>U9CL)rH2(rgSi+ERt>SzbcOMAqiZRH-i6QQ
zD8g#f`h(mHwu1!>K^i~h)ZHs9J5{AL4wgyPBF7|<gP)Rx!&jonV_y7%wY|tAoDSQz
z)dptbFeVE;=c~w9g)|JV(#aLR*6T2wQt?I)$EAGyG`$NF<9#xd6U_gc@g^HauL6u>
z{`*p37e>15P-~8;A8re5sx2&khbb2Noh-D-W&(i=VpBmvxa6;$AVWC{dD^swk<I44
zW*m*;Lm)(s!W4`ReuEM0ol+1J$Xx}Ts38l@vIY0mKnWI9e<n?VrBHa~1AsXXQJi1x
zM#Xy%_z<PAfpx$})I#S0kyr>ZK!Jj^f`f{TbI=mn2G&6%DA~xA+R_y3;NIS*wvx(}
z$}3?w{cj)qR}{~oS3OrgPmvXsxC(#Cj!0D?$MB9;Z$XY8?81-@sZHc2z(e7{b4G&o
zq*)R(+N4|qt+Dfj#f7$>uj*H$AE^vb0sQs(+RFo9M6V&mr~0C3v)6c#Gcl;uMy7~U
zNeB{TrwT@^|M2n!j0D7RbPbs06W?z|1*2qPTS}K`LnN+1+vRUIP@n-Y&tAR~>#|$=
zX)RvzI6VLjG2?lWgD~5EU)iu!T#g7>CX(Bm4<6j${Di4gC)f{B=yd^*I;yKo5rvMC
zXaq?ZSMAIK@yUazIjPi?cx6!2@xg+d2GNgFvyvJPA`Svb!&4rB)OUV;H561IIqn(!
zTI0Dy<DC2PnaiTqd(oJsY>7Su%PS+2Od*j}Dj6bfp%e~Y1ihkM4u_PYTLF%+sy?4r
z1!{vFtU^PxB_j@OPzA;TU7+qDmd&&RrS#+Y_i;VhY1_v|J`%BGYDu~zT1+;W27qrN
z0T;|Px)heg$H3xFgnV2ZcyB{G7Gtb<K}kwUWFk^}P{y{41fwkB*k;@{m8Q~TV$RtI
zBy}`i2ZQ<tans4c>o{&${NlKi3`+npl+F)FS049YY>CH#O}K2fVqJz|wYU-2jG|@2
z_YvMu^Bg^HV73CFAlb0WY8m<%OfY-2{UUPdLK135bJYfk7)mIRD2Np;7*eu-nu0vJ
z=W^e2a_K5lN#+lx8;WEFTH7v=YNZAR*%(+$Xq^W-vK#T^pxp)>19}8_SV`FORO-=z
z<OqKbX(`pV*2M@~P{L|!<Mg@^$sQhn$!idn@SC`%73c>-g~tC-b3Z&Jjc$8};Hm~W
z5p>~Q*g6Q@^)0dtX5bvmOGFwgyTD@vBSKIETpMyQFmz(TfFKD+P~PY#Qa&N4g`^vS
zCX9w*1c^SVL@y;y{Y`)Zu_SQ;q`ue1t?@JEYN)bzd_E)u&w}K;@f&g$q20<nq`+w<
z{TM_mT-m^dlSAjDn9(xEcOF^^xB)~JdpJUWuxIOAlQDw;NMjIUIt3IShOhC$;?I{-
zWOW9*e=Xr^@F-1VU`EXvfKifU1lZTZ9ERG&xra%ByUaaY%w~Wx+??t&vdS<m{x+r{
zSl2GwDUzFpL6Id!<GF&i`Cra-ZhV_oU?|0v%#Qz|8h%<z<5wR187E*G!m!9~xI0I*
z7Xv1qFql|ung;(}da7UUWrI@NKpPcx7r>k3xx1xcOm7=|gn0}(9I|Y4J+M9=&P7*2
zCXqHH)N++zJ+!Qb1Rl=+XwPIYJ4INHCNq%yRzaO~=}w}QRIy;k56Z?ggrU%b5%5}y
znF<3{%aSIhd!dU=E0sRWptesf-MHAC)5414z|tBY7>z}D!CIL=Xo2IB`tUmomPjkk
zilL=nz#!XpZPkXkrv0`S2g(G<LJo?oEapB>^idcS6h@rfvvYn^1+XK-gPn|?EZA9k
zCY=fQ%Hsp&<oYZ#9A5P4>pr_H^yWu*cNX%uleO#BKcJ(zxtSksKJn`hKAJh}Q-A*Z
zOTPT6mgqg7oA2y?a$d`SzkAh}@9u4GY~1sv-ebE&`uW|3JCFUq&U~FL72>Av>ep`Q
znZJB(bnc(sw$5saylv_H<!^7m*RkwNEP`Fx-H!9*Zu(RoIw*vvrA+W-S-e8y1?N+x
z6uwNXQn*Hsa(er~Li4^q`{3QXLTmTN-e0ihP{W)pKXq<sc+*AAk9kL5{-Sx-GfRJe
z$-1VNXmo+&tWVB!Thzk)?sjr_+_C3+^Vk*kI}h!7|BjnuVq+g!d1MFst=B%{%v*Zf
zjZ6Ogws@>%={qjCyWs*noRRHe0a!cs*v^yp+2MP*8wBPg>Rw|7PdVBA4^6m8Pg_x8
z#e3$Puv9GDA;Lb6*T~1?ad2|ox+Y!}&-OuBFO2oR)O4NwHrQj`Ub4q3*=6}lT-j!e
zbN0G_^{ajRJnu#C)mQbi7U|fnOIV8Tc!Cgc1~P%|+rE8e9<w<X%Y?hEvP^&tWa9n-
zWC9zmA%74Z!>e9uTTvzu&VM4AG~cfoFp*mz6Bv;;@%vona3GUh94|b}gl!gKc?kOx
z=!w^K|1Thu<s-;s!%==5uP77PKYHHLqc3{LkL$;*C}ARxJ$=*8fB%G^4IJY<Ad_!u
z3xqPyN^O^SV%;@GnZW2bkjbmuc8wqtFOUg&`#i#;de*+<$7h;MQkd%sYz#Ag{@M>0
z)4;B<Q1p+--Ab;ut=j~<L;iRL7e60rx5aL=Iydt&6Vaya7)eArHx=x(B_bQKprwn;
z8EmKMY{WcM*P|n_W9%p(U$QrLuw5kJTJr55IUVDJx)<#znPgf3+xB5hqQ@)ad!W-w
za&RU85;1<bF<;O!!Ab_*4&s+iou^BE_wzHkn7MGSY{!U6{bIQHv{>=wA*;a=M6%LO
zaVhK-iPY&#kNkW)MyVi^_@W!7x{~oI4|a~0wrfmS@r^~hMvkiwSSCyL;5O$Z;3ApP
zKfL>v)ySYCpXmPR;Y=p^8fP1hYkTP>OY}#RD1P@nyr1#dc>-gx_KXuvvHewrojY2>
zeVF-&Qrnm+8c8R)mq8N!oUqs8F9K=KqrPBXs#Ko}UY2k*crpMcOQlw6Be`OjduH(T
z0BjO<$N#vN2^(DThpgxZq9adnIyQ`ld3(m$zbyiRl<coOFB&B;l{&0tLhXkm-H?fv
zhn5NKwYnh_Ty+c+l*zVjzD!`DtKap|EAee?6N-*rzub>+<GmidB}+UHGC2&H9MrsR
z_n;gYj&<+fwgH3bl1#R3JA9av9zMu=;<X>%(2X<|GTFxaO>DqbcTjFCPEsc2wo9{~
zxu$u|GSO|9&qoSx<2_OKEm^Wp%LHxL0Zj*iuuP~snu48Tx$R1&pmE;*{ZTCwv|St0
z8;}*J@$=ut`&(?N!?tU|8@0Y=js&GKI&~0VvM(GGCTAluz)y@mz9DIIRz`#HU5kd$
zyG{qk<9x>7mD=9Xr^85#KU(5BmULnxLV%yn66~)JSg^X*dIa`_qmn-&bX3t!vFs-N
zBsjlOdq4-Kn)XT^D!Oz>MS8@;UQy`r8eCCeQlFmGN_(T?4_r8xkuxGcoe900*&s`g
zzX0RY+JM(sjR)jlVl_C3P=LXYC<vG|fcszw$_r%a$H~DYGb|)X)bPZozdklmEqMev
z$gy)enb^=si7Lt&Z09%<@l3?c`ER2=^{`d0gc;xzK=oYZNTqVKHRE77Pe-bPb!a4P
z8K=9^a&Ro47%OtP(i(D1`eLLgdP=U3sV>S=f|=%Vzcy)4to)orkYOTlxl6bG&nv*F
z06W|f0jlUCs2HVhdZfi6f^Y@C$Q1iFU5aA-Ob1n}K<t|(?+}kFa>K{V+>rQ+pr!pC
zSTyGY+zwJwGtwov3`R;y-0^!27D!mUFc>SqBnHQNJ+Y~Y!E7@4#$cFXq)?lZg#55H
zRZ9G9uPip>autpz_lbOmEZ9X%FBnG)GvvWtJ^vbl9B)ts2~2oQnUkGFLJBN>=*Kr=
z|JkBB{Z)}eMvp0}hx&saL1{?}$cA|z05~3%kPQUKn5`s&h(1WnmO5a<dKJ?WiRE9K
zD4>}6j`h7Nbtv)49Gy@{`Md{FKfY%vUg!nDKsU$$Yq6*k>%6m!EYX5QN+u*If#ny$
z>yNZWoyH3t3B4m^8i+<`DM7?Sb5$3Vt}yM^)k}WxF+k$!M}`Ie@5uO(v6Z|WfkJ_4
z4`Brnb5Db%SQ%gkBzXy5nygMMkcS0ZIte-jy#Wd0$x^r#K@wQ5!O|4NOBRU5#Y%&A
z4S~9WIfq89ia8>7Or&7WszwPm2@_m0Wge}ICBfTJk-wZl92b-)VwnokF#5SDq5ma(
zfE-qgX~`)abQ=Y<4VhvgD-iJMJLwSakTS$J{Xm@bBhCL{m87-Qw@{IX#2B1kY6IH}
za97Sp`k*iGp^I<~tV^3E)4KXV4F#W}q^~ES9t;R;P4V$(42~>?IF^gkxs<Te!6U0Y
zgv2X6GAw-O$oOGcH4IZmFjw)$Vu`#;2zpTE&{`>A5EcUOH^9ORF8meSe8?h*``GMP
z<pdth6a+e!ou3IQ6T3&iibx?PpWlcK0TR&)uE{rzgoob;jup7-1VX==tcoN%MHlkI
zc-6k1+1ClCqV0l2EHqWLOW0tjX~HN`pAZX9O3mqF`ECOe0k9PO)5rz!pwDS}*#ep+
zSZ~;%h<^%3YlbkaIPqJWfE}1VUKWVDfQ4s|SdBs4@+t5V>sDe!dLOCqs^=8OrV1vC
zLJ`g+MHj4~HCiXIJAo7!A0a2pve&|c1oR;I>O;QdBM3F_hulL3g(M5P02yHb0Xbj<
zd<HNU<latwGSz`$Sw-3)yBX^&#_vS6fvQ5*fcLn8`He-r5NVs0phb9_@y6pHfEWow
zdGsrgtuh#|7$tmmx_Kn>!KcrYna^=rJ>)77fm(w@$(VpoA%W7EI=eYF|E9%U7_0Kq
zrORM@7+o&FD;&RM;w^@moX^sbBw66IFG-?3VnGnze*`fEK(1iB732+T6a_p$@Qn>6
zQ>KsLFoQ{wNGg+6LurEt#?}$MY0~NvNx1n4-hb;neE)#DB-X>m2f9Mkuc(#I(|wC#
z{`2P%fer#QLy4oZ7<jnLtY#lv$Pz9?r^RSNrEez*$^Cji%qh6f@=YOi$D+yqQ{K=Y
zj123d;PyF*JNT8iTQO%)FhLZWHVTdk3HEW&uvZ%x98-+>?!wDB5+Qaq$iUSx@OLFG
zw~?jH5z@pB9TRS*<Qs}ZoW>$p7tpx3_G+k_NSW14$Xq0aBS|fr`xk(IwRw$W0U9F7
zc5c9YPjU>icnB0FqS5vst|Js=Pn0&W965(y<&`F^i<|r5nyca0dJwNF(}GjF&GLl-
zE^9#mi!EKWd=Qp`eF~9j^x%EGn6@ZF&T0hF1SQDfacInTrxVCXnNde&wV(p(8Scz|
zbet6!m2WX&UE7IM$#K>-^um1elIEVptuXC%8zXIykK5)HFw5wZ9lO*n?qNRLeBZA~
z;DC6=GBZMXtwwkn<*QW|UL5$Qj93aW0$)~?epJ{!N(oVra!BokZJIJ6=yKDiiDvXI
z`Uf>XKGuqWR=@otrAaIo?ou~pMIxrzX10Nii!IX)w_$jdPNO$g%Iq_7;Bo`S63E38
zAGfV2r5Ex?V87cZ&c9qh+_Zpz!6Rn;%_TKp>r~$C)lhSlGUyP+x$VLR74-v7)pN0n
zb%jX4qS5UgFSwxXw)d@j-=!-qaOSUUSo!7^Z~w^hRrkGlZFJuJ52xdu?iYG{Us$yI
z&}Hx3wfkjy@OkU$&wcjS(fIdHdjju!Ggbxf3=T}iUN>6qJ0X)CHDnuiA9L0$+PfA)
zMe$IZg0p!ur8lWNdsTMt^V#^r@lQI@xpgFz(+5z|+Q63yriLTK$1YfZ^ZS-wy?NRE
zw>GS7hD<*Ek>zjt<h(aW8|UAA+1$(AW4*mkT-JCf{fE2md#rh%+I#{sIZb>ovmP>u
zQS`JxCPqj>6!@7c8|OJ=Lw0WL1;^ZyKtrXtU?b+3H(!=W8@uo9-TnOD=bwLgpLs9c
z^9dcv1T!Dp`IA<MqZu^vuv(-GFU0C=vQNi(7~9MTvCcYKS;oPGd_3b=5S&-$uW{u?
z#_e=@YSaz`Ka}pna@8t%j#b`ti^Du(vfx0Nb84qm-~472W(b#D4Vidz9wB;th)jz7
zD=$?Z{0Kv2f_2?TFHapDOj8c|GC5vHGHL!$xpouu?Yjt{val|G6?umbJM_Wr=zYB_
zV5=Lf?GCa(c+fxFGaO!_?N)}D%I7=+0zJv#Y#{IQZDYx#K=l1Ok_o<kOcoqvnV{_g
zFJYxXYu>?na@ns&mkGCUBSD})6*6hMeA`%U7i4m{j%2dzyCZRBBwRIn#}2k<1e9GH
z{R_gdUu2ikTK=8L=c@vPUo@I}d<A-bFFJwJ?+5G?*D<*uwpTPQwqJz12zaJ%hFxR9
z$=jW@fXN4}j=X(kT-pN&)CtV%tF<DxN;TxHl))))g#967T(~^hhwJLF^xf-WbBQo^
z_{yHg_#%LanQI2|Nax3Ih23JpvUcBC$lieS7x_?iO^2^BU6vhZdVPi^%GKo*^PBnZ
zvMXz@gWr~nPLACQzWz&eD1n_82;aiQP3@6aOw(})r^uaecdtPAa?ZY&uinl!Sg=z>
zDn74_?eDs~2WRg0J1ExgUxG+J7C5zGL#jv{4#)3@e-KSEZf3gfAJ+WbRb;|PEdSjb
z_V#_cHz9gC{hdH28wOr|6{n3~<$15$M_4BB*zeifH+!$0U|HY@xlv@|kI#k{i(>%W
zw{6$}dpaM&;lp(%lVz6{>sHkr%A6qy!jF?@oHJZcR;^+^fw?bjh@T&UE_m3VGi9&Q
zZ+79TtNdgA*k%s8Gzdo46W-<^6^T^nN$NTzt0O&GR{MA1sxrxB=KT(Bql`bEdiga^
z>&dEBtS3vBq$Ttua)f2_j%dc-9@bpcdIH}_GV$k@LyOgV5{Xpk$^IH;VyZzRpSFQ_
z_fOkLn|-iZ4on*kH1V)?S^$2?AM`iuq4aFV$1>&Aftb3i$H>_)RbbK<9W+-MBgqs*
zRWKR3C##g;Q=3wg4G{@`L#vW{nntUUo@)`WE14F+)?Af;!yc-F?MydyP<;y8H(7;?
zaz=isxT}Tu&OI~0Z)6RrpVrrt5^MC)S~H^>H9X~ltu+vhi$sYMxhnZa^k^=NVwCpy
zmJIx{tEdU_nwq6jF2&qtvTN&aRHM~Ezm9UW*h>761|CtCM(LZcmL+nZwwS_SOy}a;
zB|{}?`L`Wli{!;zq%8XC&Ru-tm{k&E#tx5UdNlRmp>FUk4*SA^$K}^Qh;zyRP|p}h
z#UDr&1%f4##S9n~m_)({DAM>L+_@kKY^cmi@iWikzH8E+Ss*9A6fW&yw<<^?{ErF#
z%9asHEXhTQ5#weoav4kxrUr}=vK<Mh$?%rfFp^TBWj&F&>KGRMqUOqt%`|>nH3gU^
z^nZ|XD?+0|0uiQQCU@bI)Prz&oNG%2D<psdx_}yBB#!Cmg2M^9R9!OT>jA948?zQ-
z%-F$^{08%tW_0O*SPqn61U*5D9`pu6)A)D)Os=wQbQIrI;FEz12VUO9gv+fPXlSgt
zD%IXaft>i_gD?Z*1MaLvMLLe=i(w5ef#vqRd8&Tz*{J|DXHo}cMFtY60mcH?1t&#a
z9E*#cI)N2Gp6rTfHSsf*>=?d(%)12p)3_uIAT?q6y^rdxK+37hF=bqx`9@pM<5yF^
ze5#fzmxr%REpQcEAZ`7_$dZO|jL;a)Uj%P?uSV)n5G&ApX*z+sPJ@&hfn)`Rn+DE=
zuUVMoz$^!5IWWtCSq{u{V3q^39GK<6EC*&eFw22i4$N|3mIJdKnB~AM2c{thmVdh1
zLpc%@Ml~v|itq60oQ+5TdPm~Jpiw;UWO#Z%Un}INvrH4o0Hu<Gc+<HU5eDrv;V|%d
zD4eeehryJ%Rix9Q8GUO$UhVO#oqJMD|A^o{ocKHvVZ%|6h>bdGwDh27xEL<e+gX9T
zwxQE5@=3ABMt*RNfh;?KM-l?%;DBF09R+SD$JGbSsbL=pb4sf^O6~(VJbtutkwlc@
zKv*{*biJH2CsrXbR`OCiG!{`1SL<(8!|29SNDa?14M<|JTdM|EHG<LN$CFTwmdOyj
z2*RbjOP(QwGco8dEU3C)eU+*Wdu^-GPgb;=tc<2%KE^$h{808t+|r$Yu^>_O@IsU#
zb*We3{vLp^?)l+WC7+JbeThx2L7?aa>59Rb>^lEm<>_UWc(MYDFxHs_UTL^`r8_H8
z@gi<xiWj^LMi|EKzBI!A;$Tqoe(D^D8$u}`U)*uR51G;hRS`JTx&lK?c6GY&V)uZZ
z*yh=k74rtR+wu7?K*6A2?G|hcEfB~t2B1ig#K9&#$V3GRfW^L_(&9}j3_me%twwHK
zD-Fxq-}X@FFyn8FR#&Tn&&O(1#draa=5eq_8;rC0m2P7K_LRT~j#ih{X-Hs=lv9d>
zhgYaHLoRmK?Gy@!2^Axi&PHO^2nr3VkDzb$11)FQQWt(HtASKZp;Vk*#cy-3YA_Yv
z;a)KG0U)j5g2Rx*h21_1WMNxEHEc4X(5c`mO465!q!%CyDS`Go5CxxxbkQ^OUFXV4
zse|%!K?kqJCm|AxQWo`Nk4=0I8C=F)ItXNsQjKmrMGbTH%MX2E2_db|??$rwAvwrS
z;g9tOcL0k=>3?j>DnTuR0Pyty(a%p-Eu^1OsTF~6EdIw1!-I<`E1i^X2SNsS*jNFX
zVmhQ@FxU;@ve;Ni!V>`6DV<*_Q>7R8$sk>kY$m(&xZY!d8Y`0H^x!w3Dz_(sU*|YI
zsQTeafK0#L?DE=d#hwzV2MahGC<v;E01Xa;Py)xLnDn6569H}LM;86SC{POg0ra^M
z><KhWduRM@`3EMe3fKu-@jqG?Mc|={{v@X*Q83Ynp%_*Ni(Or$le6QweFZxw(aV#W
zv&jUf3p$Q(riC`?p#r!Koyplq1hGl1+QuE_1lp#UG+FNNIXKh7sQSGNjPyH+TB@pC
zYp;^-Pta-41N*>8lcyA&v=AIMgN~(N=VV}H1}=;1BP^@NHbWYuIL3r12}0~MT$RS~
z*OmOqf%Vx{5V*u}Oj;M4b|0J68v+;!%>!k<K-0fWR!yXq0NCv2VYe!p-2|8jdGO&r
zBMG&SDBtYA@0JO!4h0pqXfHB>P9Vy{-p>}c<+gaYJHZ&14g@GnWM5y<u)l`-s2XT=
z>vRdYk6i&fF~M6cq}3I%xevEY99A<7B;lpk&5<j>_7wO#h{jANl|Nt(&_cVwVTjxq
zMz(E0v~d=|)f3FSe6niO8cPlcyvjzpPrtbqwrGqh(PbM^@Y}M6mcu$E!Qd{tt3r=V
zpen$CQLvAZey?spaw(QWoRY$iL7={1#c4Ixr?DCxA9E#>IBhv1Y<wKBdvT}<e<|z`
z&>GGD!8tf+gKX2Z-F|8<P(dJ8g02MC073&g2oHY*69}NcN5g2a4;N6wWX<TA4RhX8
z{rOdO5~i>SY_>ZUw=EkZO1W$BBIgs_FoA(1^G;wY?>JpUXO)~?B`80jyQU%@>VXev
ztR${O`69L++|c<|YoRoSel5qO%_?CShju2>vLt8$7=|WHBsyp(i72_nFT3R|a?lNx
zR+N=SG<J{S7gLUg+Bg)pvPBG^x6H!LLm}Pbl)e}VeEq=O8h&TgwH^6AuV92U?sA>v
zKyP~U+8#*bJ|it?odc}VjG<8r#$tov0mF`&*+Xh`hrGt3`-A+;yfxjnf--yWAX1z#
zYj9@;#aL+5ld93mqUpnK!-#Qx0w$^tSUTpO!Mcu0DY)Rr*wFS6{cNWhGxGgr%(8nD
zIr_7%NZMT+zpwuxwQzXrvf0Ur-GUab>Fr(C{IAkgU_M`^Qm$1vNw5vN<l|HfofW1s
z3hfon9CYpVG6zLueRRkwrK$r@^OmZW@MSWm8r{GA)z@D8#5-R2#EE0K-FE)PH$C&n
zme;Po?W$Y<?Xge&kB9GH*zy-c(;vUH_sRPnJ+$Y<|MQ*gr@j6U83lPLDmP)dV^8+>
zpZ3_Jzyfb(?_9s$p+$2GdmQ`8U5yLxan|3Qqvp1R<GQ^ptNMY(9aZbXEa8(dtH8})
zxa+ke>kj|ug%gh*TNL@Dr+;+o(^p<_+xLIxu}^*ZvA)w<{(NZi<8yo0-}k`tdu}`O
z<Lz61b~pyU50Z&<%Rlw*{nlfTYLSqY&9Y3aIrbh0vTU3Kne;#=Ysid2Ci$Vc&*bp@
zyC>`EH+Tyca9-k#BREV5-P8>k+LQ@r;)hZxqI1t3y__cVXcJ+7;lXf|cT?J+t0UO^
zR_}V--X8b&5Dvl_TE_{(DZ1{u!6|2YXhkja_?jxYLGN*nL6_$V6I%l}Z4V!Pg>gqC
zkt#BwrlZ4U;%S*+U-Xhpeg&EA!(QsXj54%AKiB?by~!jri85hbc$GPJ<PB_V{)z1w
z@@2vc8n>19XdX$xO;D7fz%q$e=t(-w`_?~Rl1VqQ>UnfHc|Y%sUPmy$Fj<xH_2ku8
z=`bDnckh6w(00Az;cS4T{4ERkQ6PfPB}cK}`A~oeAcJz-MOr3d76b4&aRBXOCgX+U
zRBtkww{IvfhK8%1ds3wL≠aeckiWtKb7}ODE!RK1mF74BA+vE4o;T(kV!|ZLa;t
zqT-8JIi7z|q1d&-c__f^?`T^Kd@hR3`6UC|q8kKfy0ftAZ(44Zb5DvKxKW>1LL0YI
z;k*`$Vq2+!KYYY)y<yi?32V4a_}hrUWPNKs3!dV)_aI!%?|Roi-y~|;Hq%{C3No?j
z#%K9llsK2;%Oc6q^#tyhs@5iGE2`3=RoT`~O>XjU{$`(lh6Y+6>lw5(&-mw?49?-e
z0gMJ-ZclozzB@wd{I?MSQwwDFEx{QP=~_r<CXKPS>T}mD6OXpFdrfbLOfrzqg1>Ih
z1fwRFN%zol4xHHhMepV0Ilu5SuMoYhW|?>yk7Y6}zoGfh-0-}fs?T1dOa>&;6(Kqk
zQ-+eBtng^R-zSG5roj;CNjupYv_XGVvrO8X2r^05v!1*$m{TK!YLp3718tXgrbDbJ
z8)(6TD6LqbCE|_Pb{&qsjJB)YrT=npJbHqo0a+$>tS6To89@r;LOBxTh7~f|g%5U&
zE_=9xCwztq;)N*@#@NY8GZy&wNOp_ivU{=QboV&v2**F~Z0YjpHtBS(0~ZTZi}W<t
zFYg}E)(I?naiSG@MCcqY&iZcWBmGh%R_Z(K8WZd>@5%~xVUO6)cN^}tw(l0hEJonP
zwTv(y>BqDN>l`2Hzph9()MYy4BiRvrs}E@Y;bhmttezow8-OZ$2D{ea;4}+~DSaN3
z=JR}RL=YP5-$x`kStPea2Cq29o&80q^bg0CV~eS{h2#srE7$NI6my&buKC+)hglUc
z*B_NdVn|G->QwrNke!O)=np+9rK<(ckCu;L@|2Y?M=LkLS1(wBk}p76iTv=)zK7oX
zTX=r|Jy*<9bS*<0o*-;0#0b+5i2#`x@oBB1Y(|Woambc`9`%vss4*i)1TSmAJ?1-O
zI&i~3UV9lN>x7F-M>25-E{O~N4vOhjM>gYlm2iXqqb}2GfIX1W04qmM!AOY<%lvd)
z-P|JUC%-BZuPw8w%&I|4OMsSOt%M9*Ggd5KK~8KT*MkTJq--FwQGmu!_&$%mN8#3k
z%T-}%nwX(T?vM<u4kr@0>IXu#efJw*h09}Iq!Xo9U%%A|YL{%*BnHX6wew+a$FMX~
z;SN@p4n1il2nJx``@ht_0Kp_mAW`+M$4@p>?sMNV@h7#R7e1eLUV%hL=agQJhjsGI
zXJwg?ji!|d^I9R!4PL=_fbhfGhf=f>35wdL6lk}EAh-%t^#jYkTD2|#kH?_%Ut}sW
zPjgu5w>jsh(incF1@*fE>#qg=3_@(k7$CKy2h1-1Q5!f-W?c43sRpjOM5TH<<u}ZY
z6h@9a;uc9Iby0%vSw$LnMR>iyg6Af`CccLF_ln#F{E!7?qAxaIgk8HqDKfBlJ_TlD
z^4Gy#1h-vD`)0|VhT&3Ixp@jQ^<NVNIzcPpViN=S>I4>yI*%_^&}Tp?INURoKrxBF
z;mzj%BFMlal~U~016@T3=pfT3D7P2koY`;&nNI(A3<yL>8Zb602viMF4(cY6XF&)-
zcPXJ@NDsXdoL`;5Y5z6}74g|_2AqY6lrId%a2$Bn4`fkxS`;CUK(s|6rm=`5!f>E0
z9K|4USt5lDcmX|>3O>smAk|M<GCP^1S@%1Ny>$aEH;q~qHEPVT2$0GOBy$!5(5zLu
zWhqDYaWBG92$AYBAEi!3)I+2?a+Z+fJ}3#Afv{x7pf%<WwZoLi$}(KDXO$pDuxv50
zcw2#xvO<@_-ns$%#)((O8kB|0#-sq21s|@J!W0iyp+=FY8Si_vk<27kXd78O8^tUU
zX{eQZ5kSs%BZ=$Xc(O5vl`XK2GnDE>Oh0n%69aA=#DZXs`g<Vw$eIqcW&8%z4}{~B
zQWx;64BX5BG=~XYI-0IBDC{X{%7)!U;H_&ngPY7$rITQUOSX{*y`94PdE3P*V`O8=
zei!;?g0A5k{DT%1NH$CS+GugXgG_}Gp6Os-IaxK3en!lsHeCE;Bfq@{7^#mc?S#XS
zyQWp}YtB*1Ei?{D;~LC5LOqZY82^41H9BkvVvc*B$hnu#my#frZ*pF?DYZqHjr}L$
zw%KR`7uP4;xq|(50`tB#*%h&vdw_z(&Hr@LgIAnE@(sp87Me7t7dY;q5hgPor-Dgc
z5*<W*ZyzvGDm<q`61|8*2w?P@Rwp$GdP#9+wrz<vjH1!%b#T54xO#!P{7z30m`9bM
z{DAGan@L?1wDnM%0Ii!NN~`j$gCo*@Y#L3Po$h2dYeuKjNa#Xs@Q*gj2O~|J*tf_h
zgT$e7epEf&Lk$zHg)b3i*>Jw#Qz4Xq`<H0B7$@-BHgo{&Ery+5M4-c0V1CRx9TI>V
z;oosMm$WZic$p54nh$IX8*8i5hfHAV0G98acqJ_GUFV|wyn^%36}Z~!lE^tp*T(27
zkeO_v(~U14vd(D~*|d=kwK{YUC6xIVgZ4mKE-%dO|93FHQw%uGSGwegJIOk<I-NVS
z(a9fD7%&J-`_b$<_mFWOzDshM_=KNjw?1Gg)=EtbFrU*IC_fwiwup%!RHG3JU=M6b
z*_1L{r5_8qti}K;Z5d_?7~?Aqc?oG@d5|^0;e=_04_#@k|D*Nc_qD#Hvj5*IO9GEi
zV%8y!U;X!+Q}{jJNQ6ygt#R;ki__uY0YtG`W8#?(i$<R_)>t)cf&wY%23;YE(P9@C
zvrIPM;iNaOK6J&kz0R>kt2adv$?@uAD`HDFJ^uU^$5$t^&wsW16UXP$J)2e|Y&d&1
zB`&|>uYUCUiMRgIZ6Dfx{IyU1!--Y5T?;*V{?YH<e!S7y`TV0l+;Vg4+=b7t&TRRt
zciWxkEnT&|!%>}XYr2l~Wd2#;(}cj6iDtM$Muu(KS|;KSCuXibv;{J`xq0;_Oe=hu
zeBg7=icODyzu}g-@jdVU>XsjFy%Vz7n{7BgSM7N|VgB%l_uA_pz3qZ4PW=4k&;I6h
zuj!X}_U<|K==Xkbe6F+m`A7f$hyVP6>>gw9?YH;tS+nB2EvwJIrPsO7P1KW2BHJe<
zkP#Bc544Z@JK0U1=Nka&HLu~y9I%EJ6AsVZNU-;LhvzP)qgP)Il*aq(j&+DrdStxA
zYp3nqHLu6#%x45dC*cg{%+boKR+EWue}xoUCY33HVYJu#T{FIapW{98)SOq@7ShL;
z=zWQR*74e%dX&kE|1pRwClwef6B<)bJnz*Lx|mUA@|h#wefd9L^Sm!TLr1+aWa8DU
zO#a}c#4tvp_<^c2;h9CCC!xxmw4VIRTX4mJ1FszQyoD<ulhNC*xhxa5d92ZvsIsJK
z?O#5s?Pu+e?P^2y5<Pz-1ax3~HLQc^>?pK!A=nwj^Y0~yA0QE8d&B__0|t1PR2@#i
z5Ryo6Sko2pB8d0hZv^=uDd;eMs3Vy3y@^-GNN^rJFJX6Uau;~X^EkaU#e_X1c6KHc
z_K5h=gHl_`kKdXvBoo+#IKb2OuutSL)*bODFo4p$F5-*y?6%x&?Y^FJx*VqS>Fedb
zqHp3g8QgYwf9m(ipX)wwkh)XH>~~Y90Q<&T%Sk5DCbe(S?O3g8h%Oy&%w2opX+{}Z
zHSq@;B9kBcGU@Ja-_X82b?jBhWF$MS(aL=bWby@S8lOz!^(2!OKN^iUwc`iN<WGa~
z6t*E~qJBDRzgz7o(4N}$<SjQrPqx=6lTa{7s4JNiYUllEl!ImR;|iIy|1}*Qubw2|
za??#=>K>m=>Pk;W<MS+jmIJdKD05)>zm)yc+9#*=(@pBbHD5kfc7o?_6M`|*<CA_c
zsTrjV|Cbp*Qflf^2<r-c+UIMoj;fimR>IMy-^Dp#Wr>PLqpr2I8AG>FFE$wMaoJR=
z1d>i-ep!*el+j?%7_63+adL37Iu0%HztNtG8j8V%2>uik;P72$81NcxrQ>naF1K?*
zYZiF4gGJm_SJ3jFiB+dsBR^_<5TP9d%T=LJzL^7D1usDB7<K}KH=vd=UULM)1`fjq
z5;k%$;Hx88bk{^H6R@i?n-NgO=%Plr)CR_arEM`j%*oaK*EcYliEMmTwykDKZ3qa#
z$DT0%vB0QDzz4fI>{+OVg{3jR_=;uBba(0UQ&s~>5@qq-cezDU>{W(|8$3SrfaPrs
zl1Z^FQt?6<)&$9n#|jmgIe;LJ3+6(+0=CaquzA2$FR*Ot`V%=KkF*XY{3!NoDl9K@
zDGYr9?{O_)A^8G;MriF39OFw4AM@F3NZg8p5LY2kFEH;<Pi0N8bE6<i;9^%Zn}s4-
z1U3Z4DzRE9EUOEoMs$W^Qqb~g5k3VR0K}01Mj|Ut##fzy@zJTRNCm6X%s*WG2N%aG
zVlB4>fi!RenjqE$zOVo<ihkYYPTcKCM}0*>1k5HFEg^uYYZz&?T}cScr9bwuh^-4a
zea}RzQNi`WS;@gc9TMO@_t>~4HIuc!ld*i6h#=9Q^xt|u3{%lwupLpY+?6Oq`{fyA
z@1-@XEtYT_u=NC?mrrqRta5pJUAL4zA`Pw4VDQ}tOT7E65?IuYa8#=Y7NsIKSPt%Y
zC5X`J0wkxM@nHRGVpSMXOGZR;IerB93<6#b!H=;pA9)Is5_r+uknIRFVGBD>i8!s%
z-AF=!5`TLW{nX#z?{`Ulj?gd68kL_lqh?{21G5~M<-jZlW;rm+fmsgBa$uGNvmBV^
zz$^!5IWWtCSq{u{V3q^39GFHN$XqzlhjBWPgAp^U<>N@EYxt$_QZ#VMPw!^^u=OPl
z8^)r5&iadh?jD~GmZg4qe_f*2`C<={x`73kOrR>-kQ(QkDCAM7md_)CDMDSoOFe;0
zNRPBi1n~!SSnYUD=c{rr`grqExHjkDyP@xt=mlfV39t3wT&4$v-uzp54ppgCmHt7`
zq7VvxQ-RC|MNRL3n9$>y6xndH8TciSr+oY#<%9kqJ}~C-F&u>-9yNqYbbb(bseQPO
zD!?MaDRoP4%;c7O+Mi5rekYfkUPCu>QY}9nrA8+BEn)}1Jf#OIKXM5*9*=TP9}jsY
ztzYtZ%GcciXE9Kj&v1W0C(ALCHN_A2m9h2eYrJ4GYNk#mlYsR(Z1NSnaKS2I!EICl
zzr@=nyd{9&u6Q%CRU3oAF3{RjKewifCZjI0s=A=*<y8+-Z)lKi0K>svqXTPKLe$yH
zI~-sOFTMGI#Y$n2Oq*7W8nyAe(SiK+VhM=_My})lx_{&eJjzC9z|{>bzh>f9;jT{A
zmW?2~$Zv!sSt)@fUJ6RlZ}jMW*a(1Cr&*HMl4$J88J()r#ELwBQ4t~$z^<L)bV89b
zJIOLt7giG4l;@On1M?duToo1xiHdAg+3$OctxOBZ1R{CWHA}{h@%fpes}q}_Dr>K@
zTVyuw2!&OuSff(tf?f#_ge`2Yx)N(wu|n8&4Uy=<GGUAQ4Xje_Q1DsQ%o<ZKu;TGk
zR1-)}uLc5-_3px0Jl}@h93^wqrcRe0#DZ=aK_vPSa#fU<5CgC%Ri=6MmQX_Sx}uzt
z^bJeh2w_O2dmu&B1A@AN({a}Bgu$$mgXH)w(hVG%ADcG~HfgIgNHtJFfzgOFlm!AS
z55KTUA2A>;%ZiXJa5R=dnkLOLr9=qbjY+N8krksx-#o=+be+I5-ivAKKvrbUuRRto
zvYwb=v9!<{#iY@}Oa+%oQb(#o`z-V`Qb`vv3UOA9*AMGX1I-l()1dBCd@zcXE{syF
z$R?oc1|pw1HC5qu3m~|kR@4aAn&K}>DF+xpoLe@n4gFBMy-Jwa;ugyz73{Z^-GwOV
zNdmH@8z^p4KO>MvnFS>vAjGC|uM=pTgn7JeDxoU)AuIgao5CG0zMY3S%)MmqRxsj$
zUYP5pl`p7$4>YK6m<_QM&IAZAY*Y6V-D~99tbwkbF?T+7eI1P!EsRI0la}Vt%~)b%
zUcS@5$S|>XSfXu1H2&)boUcu|Di(n;+@@58q|KXdOV$>={f$x}1a5A=7?X^F2XY1U
z_7Zjs(x7=NM!gNf?9|-`4h2#Qlx{dq>TlJjmE8>WP!ZSJYnXQlsFFZ*-M}1hbi$CL
z8gnso_=}T>ud~E+1xK4DqLYUbb-9n4G67RYBj2X<16|lG{XGh8x6QoLc2y#t&tGpV
ziKeW_pa$1UP=v%{Ilr*3D_&2EviK_#mWa+k_ZDMjWfkRS$rgQ1DHH~cl9XuIC}L12
zEk4u<WsnNp1osh2VaLLLE7U9tJ+0ZToV*J%$VxV06h?@e*RXcx&<tAd<^2ll1)MV{
zp(e6q6f$;Zpo0Kj(*3>pwg-|f<t>cEETN(uS-QkF5a`z<FZ`Ui6f>BZ3|mVvR6{>*
z-D^Uvgw6Ji&rv!dBLk4B3iBs^wlrn&)CtW0{Rvk@P#f|vtL1}ULPLwS9<#!Q5o)&W
z`7j>AG|@^Sy}+qKZJ$n9QSNCvx+JM{2uae)j`Z7IUqvURFePb)Yq*Wdc*0#+5Yabd
zaQ1{!A&PycTKO|4e))vI3#Xs!rAy*?X{&%fA`>)G%5gKqGQ`yobFDaBe$y3DlI2hY
zbTkM`9W>FnrQwqnWW#g-<byMt3DX&+!;Gr~XnA0wl`!!k_Y7C>Gf*WfpPNM@!%{86
z5RgnvE`a7(@aFA!8|lu3G{^NW1p;SmaY*6wz43KE%@hKJD1z21VnD-a;-BqM;xqy0
zT@!r}uyivIpsInQJa@=Bx*6l$b;3N>pAaPD)N<EuYP33<FLFo@2%83WnWoCBEahLy
zQ}f!jj<ZHmD=f7|;s&?zQ)FTGc&%-<zTJ(P>n$>OyNl4T;DcG+fb&-qt%_UdEzrt=
z>e+yq3{C3329dJE#%a5p#iuX51QT+z?_G=WRjc>>MPxMzu`_Ri6eDFjAx+g|ZMIfY
zL&F2T18P9Z6VdAnXyB5~l$SQ8BQ{+q?n*l7qv{40Eu3gon*aPeFJAQ4*JQPP@(sI`
z!u;gyV?TcDnr&;&_MUnA?H62q!AGyU`^%kw@u44G_IEGu`{<9?d~o|u|K;{wxgGhP
z^Itf2cj5<+{pI$vZoBrnGfsTy3qSwa(Kp`xLvPRfdyieW`j(qEJiU3%1@Aq7#p~N|
zJMi|OefYF$<<Fe>#;;EFSucC>J1?$z>!HSK`DCqKWTNd_apKqW*M4~Ioa3*)eAbfp
zTyV+KyPsbEqu+bad%VRzKJn|Dmp1*=!z>e({lLS&x@*m4XZ_Xt-*?-OFL<Nrf?w|Y
z*JFSGU%eBzy#KkLV}JYB|M~V8PAq@Rmif-7F8}h=+dg~SZ>p6)bK=eQlk%(w@O8FE
z$TT%V|ac1n6@$2rkWXB<6>6HnT)S2uPRCO#eo`{AaxB{wv+;~*65Y74B!Vb5ZN
z<8HxaZWK4Pw_kcG{6~}C2BxSJSbE#!RHSy9fXnSSd}QHYymIs@&+|fL*zN6sOg2L%
z>&h|-hnw1Q?92%=AQLSM$VAJAWwPLkH6Lkj_byF(2VQ?FIOb+@>hjypW%<U5K0&+Q
zo!P3TkA*gXrQq`|+s}Q5PdGU{9u8y@PpvyQbA|CA?dL)!QPzcn2ag~3GEEu7JK?pj
z^8Q2XP71w$peLU>a`yJ4P$$oO`Gn^^zHg%Sm_F&3P54`VJMGJ~W934vb>g<`%(GWM
zwtpYXgi~D}8ma9Hg_0WxGQq(?Xwh)a3ID}?ec@2=ch9^9$3#FT`ykzC_Sahe^ru_#
z`H4Q`)<W~AZOg1d-}Jl^{f>*1E_n{#av71Jt%VrAgE~mBzav^(^RcfwDd$@q`PltV
z%Klc7{#v(Xoo&$~LGF3@5zNB*D*WBC6Y-c*ikkbgiPm@O)6e_ZM9bJ(P;QGA<6mdT
zgzHHyPT+i#tvKJLMep+HpL25KbA?+I)>{`9@i#tO_>-j{ZMg47sjgfaG0XUT;k>mL
zZN&K}=Orv__l?L0(|?omMZu{t3!hPu&FP6gF53L|_V#@>wC8&CgyPP{X-l4WP`5^z
zOel==A1IVbc?Zxl9Y+`8kGs%P>HZw!fLAEJt$mxf%{y}B@PQ2&k)_j64es?p@f3y%
zXyCR_v>wwZeeB>wpXJ1s^AEJYwHBG6+tJX@Ct!KM@czRhFLFL)5<2*cP{#A#`A#?a
z#_MI7faQ>z=XG~`=?rBsIPi|V@p_ZDVZ)0rUV;eY7ZA)Zyr)ihhYxt&6RpSeNgsJ}
z!p|~JJwcDH^#rHRfa#eGv|<isAn8jzjFS2InzEkg@$XHnC+_wQ+r90OPKLI#o**TF
z?_M%V)ZMgwyT;VT&2FA(H4N61akO3D313eh$KXi=^aOIkv5n9ZIt&f+$HJ@#tS4zN
zo%Y=BrfzQoROa~6ZZ8sf5lOuhzD&F%8AlFwcTcn)(<lAB%P0CQXxa6r^P%~eQe$=&
z@y<pd3~K?~BN|3*fpf7W$AJAJT=We^yT(sC7h?NVBX*916|2DSvDuAUq8Ki@pwsCz
z9e?Ss7YN@v(VDCrC4;OO9Pvm(C{l{;5W!4>%LF0VF9J_0uv0X99}zu>H@^!P@#Y<?
z^ukl~E<YUl+rT{#(A^Qx-38)0f%%W0@`?xupgIiTw<`vr?@~zZA{<eHuju58o_cW?
zOlTf20+x-78-grNFKbUFC5=k0cki@DkFULy=|Z{qx*DED)j%^<B*M>F7V{6n#UR!d
z6@LUSqh`1-T#HQPXqEK$lN~K~RD4RuNWLq+6~QcehPt8>Au9v$b9mI0LuhA4@F%D0
zF~K%dp+C^<Q)u)Am+bP5K?v>OhV?}@m@Hryq-l9XK(^w$hPb|Ktj>{xN=S{Zi`%kO
zQy1y4qOiC$18TxH3odo=VAf!trTuI|>KipmEWc|29lkVLAVPOx!PNr9FEwF!Bw{%&
z3mNf<ts7{5dJ3u{InNQf)Bt>!(Fs#Tc<`#{`rBf{>Qru?3ech!!tcWhR-`K*qF4vy
zWZ=_gRJ!izh9XIpi`DpH>T(Se=@Y!+{gwE<oaW-%_*NfaojVEjD6wBvX6BNp3@Wxt
zw5b7%gi(nBff)T}S}19T-Nj^Nsl{kRtli4()XE;iP|C6`)r|Jbz*k><msf3On`G5+
zZPOIcmtCBRX^CD#D8|<btoXN6R*@{_@UEi)!VMfW;V_`FnrA`>tX6U)|AcH5T*x7!
zBlXRZnAqz@kPx$UC0Z_liKG%q5=I<mbV-;C$uj*+_br<{i8aveeK|k8#dx{PVa+!o
zxEC+bfKc!@8Zbo3fh3MAg=xM}1ExR=N9g1s2(r{JMJlJzPR&(0Qg;zAWi9L$28ck}
zaL59c!f#wiQzsDl)D%=ijh3gBtS7hz(8;G;(aS??aF_}9GT0n5Bus;FB#ME?4Xs<0
zRR*-?!;lY!)9Eb637i7k9$+v43PNrmK{Ar;tru9neG+RjL{BPmR(h;!g1f@T$~$mU
zVXWJaHysB!P@A$7W&s)_V38f7q^TT*h79(M<{D(8dgx7h&2Sv)K~#XC65Pk*4i{P?
zNW8hCv>EPQQFX1{cq%A|6RRQ$@4Up6gIed?5z|RXFp>=XdJD#fLLvvUunEf)TRq%s
z(G$iQBz77U$wwpPC<kLS%aH{r5Vc*_Y>M6VeBKgKv*Fv9S>fhI1~toKIWyl~^zV~U
zhY{Oy9OgGjZ{$weLwUkl*iPz4M}aYKCwdC`ka1T5Bi<~%)r{qKf`aG<(|CVG^vb+N
zQe`2!{sD9(q^#Ede}z#zC3XozK$Y4sF6cKBqP1`ygk3i<?@d!#6>X6f6kt&fI>G%3
z7D|M|&2GW8%&@<-LXnb+cA-flvlaabNT`c%+N9BfDv@<D!6X$;*x#~U1v2VDUN%K+
zm4<^hF({@UoY$wU60qXc9ePjz-ght=%8_CgyB*Y!zQ&5{CQO1v9~GoYT^A~Zd528m
zF6MG70Qd0NE6NICN^d4oW}}uu6dO)(t})BdRCRG%eCI@~F>0$JkTXvW1Hcwf5?)No
z=>f77Me(jbY=s6iHcc1Xi0=SyXCGrs%sTYG9lHGk!a$n^fZ-N0z;Z4Kh{HsEm~4`Y
zcKM-txZD4Gl4>#RJvDeK9A4~V{)#;&8XuFIMVh+ueQpoFE3fy3f+#*QQ(nvs5?jo{
zRdXcff)a8>2*N~u33zM;MPp(cLud@3-F{kxwvB1(1D1Y%s_Fp_4g-b36<%u1zc9z9
z`Lp97Ks1yE-&JsFSNbmd2jLMmaajR=P$n}w5PkWSJwI4Y3jYpfC|sxu8!H%@;!@B8
z;%MCbICur5!?ulr@z4t24f%K+*Vu0e#dt^+Zlg|4bpfG|PqZ4ApTRJm=;p+AO6n3e
zbNo&lai<X5EXbU{e)*!F2I}j9Oce6C-OQ7zR8}Ake->>`qwg+Gp9~a}#Pr69P{v}{
zgt%ZBkDEn~opyHlk5Lcz1-DF9E$kTg!hyt4h{T1TI_QNq?C%lUyg51`_8P`{t)vjq
z&+G1BS{gFUEL=|3<61j-jMYzCX66TyK*lWdB|%yK+Vv8(<&+ueea?tM(z+!?M)d&8
zADU<_z$u1ddg83d``kRgq$mGu=JL60Hv8)j-u>ktoUwUJ_pu93d~C(rU+GbRe){(9
zCQRmb?A-Cwe{SxjT`Irzm&fibyzuedOB|oeHhkd8CvAK8?el+n{DnIbJ03BAl6@#w
zxcB3|Kl}cZy@l^TUPpSebdS%{lfREDlNdgT#L6<cD3`<BJsW=Y?A{-4`C{gW8@$_|
z{)0dK*#CM-(SYh7m~;EXyVQ;y*&UB28*-|_2*3Z9%{%(9IQ#5=%gQM-ZvT05y<?v?
zujyZJX}dF#X*&C-XSU@E3z|Oh+?ktuAHBTk)USy;d6rd4IZ5`6Bb1WSxX4+<qOb~{
z*POZw9cTMCULYKR*Uk+P$Ljc1WZdB{j8-&C%a&<Mq{Tvh*g0;;denC6?!M&~^fj2x
z)C;WGH&r!h_Z;LsqD(?8lf^5#u_PN-q(#8mZUEaY_%g{{^mmI_?1xN3p@8Ioc3CFt
z*zS>K^2$-K+q=bZl5Y=a>cE-*-l?ku%Vg!sVfhDo^3*f&ZA~<SOhO)PAjn(g{oya3
zdS-vQO^W!Ilg57-Z?vDwc8@F*SVbQ3lD~ZIEp;T5<rfa)*(4z{8D{?IGI`=l@ogL0
z{iaG6S<(}Xx>zRr&iLXJUy7DxlH#_@xQOHYwu=|$@85UiNHTf!Xg#%Ep$V_6$K<ax
zwi+T%{#F$X0q`9+AG?F?6Su-1k?kKlV2^0S77qAAt7U)dT5{J3%UpB~zPGrRxw4az
z*t3Y(wE~yJ@gn{jN`kH&Kcws#96as1NqG1XWwMnN%cNxIc&k)bt&Nx)Z_F3ow)AG}
zKDI}Mz!qsdWW@NjmUZ7v74b`9Q+g}x6=BB++Z3j^O-{#n&};j~Ab#T{)ML72(LV_f
zf;OZE@GxOSyVC^oN9;ndjxDU4=JVbWXp6X4=YIx|E$dF=&re+s_fJkjC2Ew3Z+F$S
zgm)llKlg;U?%bvonJYB+eVG*Wv&_n55=2sC7A(1<p6DG^peIefp6GiqoB#AOan~1F
zG371~lLDD=yT!YxKqlB@1#=QTDWO?C(L&hry{VFgBayRVJz%m+^z|V8kAW+Em-Y+}
zH?#)$osPseUxV(sm|dcKbeQcLeS9(9CyVKss6Jr%WUhl8#F9q@2hG3CYS)km+nAGI
z0vB_0wogPf0Ov3Q%*Z1mRe*c3kB8l2f)r8i(Ju%@+ay-PDW}u<ari4feO;Z;I7xd&
zX@(8D2@(kNRRU4+u}9&8lzhNv<pKDx9i$)jzwH<Oa2c;~(Q|wo0@jf5Ob(h9`}wJQ
ze%%5U3zP8p2rS_)B7L0nBL<OIPz)ju@T1aJrkg%~S>;ij_f;X7Ks1-lmk-bcQS_JG
zk+^9M`zfYG&K@}^qyzX-U?xH3OE|)FtLE!Qz)n3%q6oe!zP;#B`8E=pB}dm&J5{c3
zrEl3UD?^j&AHr2tkvaSM(rdN^`!N9ELul^GVto)IkQR%);h{L+O8t(4pD(djM+O=N
znjwXOWafhT%v3x(zsn+p<#8P`%i`q?9jq3N4c2Q(_!e;(y+<n?GAU)q4qpFN)a<NG
zff!~Ggf)(Q$QgCu<T)HD5Z0@@5M=ul&S4=Id09Gh4$pjWr^^1s0Gk7lr0{lQ9VCXf
zWC%g#l~{L&6?5_$yzoj`ILzd~#N#sVs+@Zb2Fi-8R&o=x21|<!(=}o(GTaH~^XZr@
z1h(12aU1ZH>cq`$7_<tO@iQ5kpPclkFTUu-j4euF^`jucHi;T~;TMK7l!S4XUM=M6
zR;*Qkze)lNSu`lEGF`1Ifkj4rQG8)`5MfHP;|8zFH>pv%uze(@piUfDClLM4R8~YG
zbII>LU~r2Ml*O9F0yOXa?<$3*rzwbv+pfYHSVPo@7)kiWO@a!F0a3t(qCi=cL?Y2;
zxn@G><*I@faAci;`@|GgL<z_OFRw}cxEPq>0NKEI$SKDrLeLWX%r>i&z-OCM!qNg1
zIkqu1IS<WqqC6>9B|DO{MCY{xdoDhkqtI!#Y++TA{Su^g0+aDO<0!1K0=#0E4Ij$C
zZ=tO*I}raaERV;@Wl)I}eoK@%B?~bGDW)j8nJkH<hU$Sdb3peZgzg=k`(|whxdcCO
z;)gCE)38-(L%KQveH!KD)&=a-%?w-WKr<woez*#p=02YN1XJIB+bO^+Y$GmcubIP(
zZVK6N#&yR~03Ec*r^dp)w&x&LGtL>idtn?8TY2iqA%(b@yQ=;x1=H3EG~GK@6%h(@
zfT<|*w+sc@KqcVkYX>g2^}U!VdoB3fVBC<TyXNM1or8#^REEGeNwY7vSEzpM6k$tB
zW0MawT-d#fHsW}|T)tf)+c_Ow7VV=PbjLt^y}<mQDX57;o_L7~{7R7BX5R~h+wW_S
zdZ~?4{SX%QOK{v)d2;%<sK(B?O1OF1rUs}B`gN^p?V)D#LfU+WX<?9N-m7>dY@#EP
zc_dEZ{4GKslXEv?9A?s=X{DmNfMw54Sv4g0A!t~HKoM{uBMUwk9EW2{dV)GzC=Hu<
zTf`dOR2O2J)3iQ@e!dGSdA)opyBfQ%@F84+RZNhgy(Clt)6qUD<lnWL(6{{je(s#=
z1|nadvZ^SE1oLmaz$^orgSQ;w(9FYzDHe7%M~@LPU1@hx2!c~7iYuFxBnN}8q@q?5
zS)p>A*ut-4a7+VJ$Ov6aq#l@S(Ng3d23p~t-8zBhuS``%cqT!Oze_k6mfS+AX)zit
z3!k=#cNF^H0<%b$?rBkAcp9fM1|ROlJq8tcZ<XNL;NstazyOBmYC{(fL;2q`jF<W>
z!+<<jTP(6Vfo0cBSw#eLR%nj|wi;+PxESUs8XE(D6mJMc1cmyoFiDA%$4MYEflGyV
z7VwoNgt<S40hVpbD<Q3B>aazJeAJToJVVK)yyKuqi+PEx5c)HY{vw9tbpWBCOkpK3
zX4P`=izt7S0vdxbVFC|>EQ<|!wRbJ<SX3#X3`wmMj3(9q%ol?l5E{9cl2DwK03N_0
z{Yk(N*1^5$k*TXh-{7pRhzbzC4Dw`#+1?Z@0v6$OZzBtejQ@tOD?-yLO>Uw)FUiL@
ziYF7F0$2=&AlPm{BrxD^g|A*<+0|24lk{%x16s-2j1TdSXb4;P;*~esnD@46-1X_c
zuQZE$TW(kuIZs+w8h>L-wH8s=$wcRRLt4U8Y=PRkBb<aT2xAwK%3k<D7M=NnLL@o_
zwf&<dBAs?04v=@_CArazhXt2SRTc2H$`KT|?KHj<HbWX1WudjgIi!w&E?CWNX2T^5
zB!0Jj0$Xwk*Y0XN%T?FYryJa*y<K9iL1DXpfbJsotSxeP;PmCR8Fy{_8%qn6Cu8@Y
zxAocY+LdnEliF<wsk@`8s>&(Ocj^C}sshbJPdbUv7gyVxZ#ENK=8J}=$bD#Y=B#v_
zx0-fy_{7ssKi$3I2k*Ug#fcLiKI_)#;ft?*?1Fp$<o8Z&x%D>hcY8kcfc2%`{%^HD
zzGKg^LgL;>Tkl?US?=>!JbH(>wD6N-*Z<$|KeO`bpMUJjx4rLkKls6CAHMvIv!|*a
zr#@fzjHxP<Wg;>UueNXYWin@8<lY7{=d3rK<Y{*EX`lOF_nvrP`~O*f+tpt?|C%fQ
z<eY!|&PSg<U)`EK@%tCN@9F<~>x$L+o%Y^u7yfF;&SQ4scF4p{@A~59kKXz1rH?)R
zSlip)c>SYKzH#su?|si-96NT`n>Ig|n5uf5`h1)I?^Ko9)O6-8@yjl}FpP76R;=JN
zg08qCC`*r9n+{&BR}f=qDxY9R;gBD@X;YNm;bby)o(3-MOWnU=ps9abp?#pcKXpG1
z+>%Qb&h8U^@xnWtB}@4Hlw>mPZPTYXPE}1#b-tl@PgRNS6pzO*yYx~V^y96-**-&M
z^7t<zki>--9>C#pzDz>NI0><76G0}?=yzL>MlQwBEtGsb-JYUk*zxE<@|N7;ILn0M
zNV5;mp7fG0`qp?;RgqJkZ`1#osv>c4U;K|R!+A2kOu+vuaB0wbvhQV<1knN8!;wKp
zkA`vhABV5Ln%s9dhYx?Z_4Sa|2;B%dVTvY06i(g$ddTfK5H%Zr)wnMTUGgBXq=)mg
zjvrmKhSSyw{N<F@18o<}B<!_sK-)D;CWLd&P&RH}`!mm!+b)&~PAx;*HITF#ai9}6
zAB@Idi8Q5&1|rz^3ww9{s&Rixw_Tx3hR-;A^_3~B#cv_w=0BdQLQ{lYvw1qG=YoVE
zK=@om20m9&P|9t=(3qM#3bus15#F!BCD7UUCfvz(jskX$$j1~G|KP6Yj`$?j(uw4p
zAM(Lhd;Zc~U+~&gRfp{kVSvczE8_e{iec?TAQPo|$##e++jMWh2pO`wKAF9hJyB}l
zkG;*e%7Lra&M`OMN{1F(Au_Lro0vlvvAbptM2h^G{#MFyK6M1kE;v<{xiIB8TvqoA
zcOknGFCHh_mWj^iP$u)r0HR^NjV`}E8a5ZOtq?+d1>hcHPZIr;fnLXY)|zumk}R(&
zb*xBHAMT3FPgOl`N_G1(>0Z2oyAcmEF-;7So5-=A&0O*F%UUK5b}`6AAKzGE=U9Bg
zrTW}L&wB-OibUpod;PiSjMj5bMT+`x-JPeZ9yg^jS|&tKJ>$z{Tb$yr9Q9>Frsw(1
zD9$I(?0@{bM~3UkiX;52S_Ww^a_+0gUWJ|@TyJ{Pyzf-W<ie6np7;{>u37Myw+e07
ztH+}&pevf!n1Ha0wrhX5_cOy~vfz6hk73s9FzUW~{jq1iU8gcB@14OFo<wjYGUM|X
zB|h02utU5U2*dh9fET{o@TK6q#jg)>cLw2|CVsRBz(qc67s;;C@P(2qfrZ^8N7e^4
z_x%6t-4A>uXJOy}XGSA=Z@qU~>BJ%1ch;OZZ298Y3TFZ#{J6P8whxC8*_>=A0W7<2
z>Le|(gYEM#A-+dKG4hp|gPOnX&nP6s#-*6Hgwi;5j)VYBt{D0Q99qnuw6FevQZU2>
zVvP0sJ~O-0YV~J#wVKuL==0oZXP%j7o_U`4v-4+n=b1^X9`}bXXFY#0)M;+qf6+~F
zaeei^(4VpENb-C|^-mm`w8p+c^Cw;U@^csOo{HnT>L?z%evI+_*;4vXCF}9uuZ1!a
zivK>fibU>XgCDMt|I%r8Aw|XXiqVDH@knm@hY^?7{beO|#ou$JQkyaTW}^SA1}~oD
zC26`AlST1p@>)j*#l<BvGPZMjdKC$bekm{6E?G-5t=wKE)P?td9FIy<lZIQebR2QB
zOBuw2B+KRLI&n(ZKT56C!GiMIt9WbGY+Dsy8ZEcv!ql~sFC^=r5pO8X!WM&*rR+lu
z-FcHc9JukypdW=b(F--hT|ngSMDNCpHA&E@i@0l7;t7TKYT!mSO|M=&F+(r?Kc8A<
zJa--3J`;?W)QY9P4xaXB>X#U4uF=&e`flr4kuK0H>U??JM8;k2HGasIO3!h+QqwhQ
zTwgQ>-GMneX2y5*<;?iF)wOm}q-0}bdJIbGpyU?HK<K+CwMxu{y0$UCAbZ5dE3sC?
zD01&^&m7iuTKTsdYv$bNjo@%FHEHIydAa_+<kS9<u|fBRui(RBEgf$R``kd6;VJGP
zcFm{niq+kr=qDG2xp*eR)oIltEN2{F5SJfzJ0x8M>B2s9#B9?=kFl=FdpGC_Lb-l_
zD(?rO)%Wzi-;?vqdFCuVu;J|Z`t823n6!b-xkqahN5V+gLH6_o!)8)fhFLw;F*{)>
zy<@x(qY~5$b=j%Af>ga0G|B4!oC&S3FM0Rpx-~^D;VW@o`!q$g9mEajwhc|l>1w>>
zB+K2MUjK&!H$g#Lk{dl4N3!$c-I!8cY?x%Mjl)U$@dHWwHBuZ^TPWz$q}7a36HcoM
zil@{V?!VQ<6T0NSC$#RUKIiBBnQ2`JKD#fR)9?d1&EKzt;lDBahjrEcXuPp$(d-0o
zXIgbB?QE32r$$NM=o(j7#8L<}O~-m&@;GJ=*{B#rZbtmj04<?Qz18E|bE)G$_hH8>
z;(APUn?V2E3@;dTO{vMDUNRE=^7TC%UmtfUj!%AlHyqKHp@H80#!egk3v~*d%bm#G
zW37%gx<<07izYquUbjng8^i2eE)3_)@B?nC+_d&)TEMy|FDqU&hjad%Ms29;i8VnJ
zGZW5D?Q?wS=W?OR&E?)}_Nzgxug-DtF}`01fiWAXbKQxUQPy*MLTUJhk*T@icWRP-
z<6O}_dn4+a)yEcfewen_e5P>bzW(3K6@u`RZTqb*7#_C%{nIo4^gdm~>NdFSg#P#d
znnHc7dkdd3QM}VS={>toH-fNl)2_+R<#oyw?#+G31n&*^hT$3d&g~xmgHxfmyKBHi
z`wF>SaYx~S@LcVicD><V^Ro}?L9^Oslws(9)lTR3jTddd@*0eOs`yjpZ*mX#H^d)1
zQ>ewJWI1$ximTOL$e%IV?L_`5w}<fu^^NDuVRcwExslws+XZQAq@f~a(gs=}FdtJF
zExqwQHK(ykdRQHU_v#v$!<y<oi$rcAZEK%0W08I~`BW~*MZ={&EGbr|by*kRl-jxi
z?ftFsbf{2}t<`<BtsA#ySO?{v+`fEHpD)x@n(2Cyszs)(>wPk2ysOj#3ZCy>Vsy07
zsj{vx8Yt$v)E;_trus_g&=hLf;(^E|?3s11*$BPgORpYLlJ#hETy_T+lZ!$V6@wre
zH<1oCu8X3Tt~R3C_}4@=;h>&Ow=L;QA1`lvl2$FM$>PxMUfl;6PlxxM&FO4fA3wch
zW)@z%QhSbR6v@YrBzL{p8w-Z=4+1l2jd>vFww1$!UNEXu3IdmE(oH*_pf9x|jkrHg
zr(f1uCFs)WnD$)Slw5{EI5K8+k>1?h-7|}QxlG50;uq7ZLivsRDbJkHnecdS$Bsx3
z7k87@0PZy&<Ysc_ur-0q1#g0>QyQL($6eethCMZ9XJ%%s{i?MecX1b{XOc8i#%(vx
zI&{5WGZG3%Q?7_V;NH_#`x!3`bwOQ}>oZo5C)ZR@M-goWduJW1&UqI~;`VZjA&f`0
zhl{rwFVMkBf2E0TuzxO$V_A9G{o>SWB6+t-eD3U%+9W)0r#EoLk(u$c>`7}v-(3pq
z>2rlXCcZQmDdDBTSM};md&Nn8KOgF@Dv>K$kGb)PiS*(9%1aKJfyngt1vlg_8OZs?
zfl1c~uWQ`o_Kyt={`^>K^=Ns<dyc2IO1<%|u{ulo{rpG9M?Pb6_dU2zH-^xiABy+n
zW_oh7{_S(Qt9BR1M(psj%%S3>zM@ozh9J~8VLHoN+-`==B|Y9)5RK#~y%F70DlTxb
zN2gy$Cv=k!bD;Quz8xD*s~)Y-*MD7F>zta=cPLZSZ}{@V?|$T}2S4wf^PWdud&LJn
zf7Y8G``kVI-~Q$c-t&rM4_$QiOJ4Ywzdn1zJHksp|3CkBdgcvNZ~Wa4UqAiCTQ9i!
zv8k`>s4;byee#<po_yo)f8ntw|M!U}KlZ>EK7a4up7`*+vu}O-y_){mY}aS^|L8@}
z+<Dz^{6<>!Xnnqgv(j3pr{l1`Q3=#0AGvz}XRjQ3&m(uf>OXw(7ia(YL-&k);)5e^
zdeN~52Csg};HAHQ;`V3fuAI2>Z~dUldt>*_-^^dKE4;c(UjiufcsKsKx%HZDmrdOI
ztNB~68M)@!1HYELWLIvNhKfJ%*p;6@c;~lvzvOrRKCODRKHnYsWSv$>uC3Nri`uWu
zn~BHWQF?gz`0?H@*SqoJ`C}8uCJz4Dx}OW=uDjR2;bYwo9iP`%H<<~A)b?HO>T1VS
zG{=rDwuvzZ5B7F-PnfQY=YR11AADbF*82>aQk!&lcRzG+K7U<in#7p&&bv(VJjKyc
zn>_W@{G4-}KUmO-@R+ufzkA~Eo@jnMdFY{I$Mk&847JJje@O5BRc@1H-!-o99Q9dZ
z|9olRrDp}11E%>l89p{Vd~E*VhtsP^t8?z3N^6bYOfaiP7#JHLyebU#?sCJu1AF^*
zS<v&e&i+Gj|HQqfGz`kmZ%pFmGS^QrRNuQ&`SdYSx#{y_GVFWB%k;d*E5>r4R{Hok
zkEL`O81%h8txDWvru&umnCsUl$X&OXyWG&fBk9+uVceh5+-mIZBf3M{t<lL>y}aO`
zcdI$+;_>k18s2D54!HSM!}H4NUH<wWpxkz8Ri}md?tUV*mAPZELcY&kM-+wmvH97Y
zee`joE9R1QzTgEqx~OxOuRdDgcS=uboIlv7J5Q*8W4T<1^pi`d4~mC$`H}7wrOw!K
zhzD-(H+Jmu%au4@S9zJv9v1#fYUMAr$#s3#sZG?kbnH6)#^KJzlJl|TS-|u2XLRc+
zn)8#3ZSwd->Zjz+mP_G~+3R~VZYQTk@jY{BTJ14^$Yp<^`@neICVCQQIeF&~_dJ<e
z9ZGGYYvz*gJ;wAsyXn$)l7xu~=bp6B!}DgLO$vQ|?s&cMzMnQT#zr%Hr_D+Ivym>Z
zaNEeV(U)LuJ1G>@fbKbunF%T0%eK@e^L_Jio6L{t#@n&A+YVfC=VRa3cA~9fK5}i6
zS4+$n9`Ad&&s4ncr}w)1+PYRyqiAf}EjvFw@6E?;a`52k`2+5GwV4T*9Zst%Zhxg;
zc*A_;hQZz>uH#D*FZF9QZ}G2i6O5O?TtoFs+@HkNpHW}?xcK4tGLE<8-BA4__eY*f
z|F-=~uJD%p&qewjU_kv=vl9FtrB##j;*9;={UgTeIQ~!1%f-WO_lItVp3|62fBzdp
zP0;UJ_lIFl=}Pg1ev67v#y|BY{TRDWzfs9e&Wn<v36tfzPHSpL!uB_|ydt4~K3Qp{
zYLPfZp&KX`t&psoC{F2KR!FljuOml%Gw3dI+uY!;Gj;zWGZ_~oTCq6ph*BNmomln6
z&X4c-%a+$6TH(!oQl*G5_F7(=H8up-PAj$5@=Q8uiXAxB2E}!qARN6u87_nc>(a(h
ziZ4uFNa*%**$Tz~mS%mdvCFb|g#O}m{U%@9ZhA~SwM3k39)4I_-j;@o8^)}X$CtjS
z(X!PnJ9QWA^#xHn&ecPtBZPV|#0lKE@k-;}VQJi5GZPifxZ7(*Zl;n2feGEX&Uo!%
zH%&p^AtE=_>^`%tPmSQYZORQ@=Scl{A4F>w#Vy=9VaMB2ENlGsozx1F{ZFW|qIK86
z&xtfNM?8Pva1dB`rJYP)rfze&(D;42<L$6HOV2%%d=PI6%E+71)(|BbDY>$W%($*b
zE^hO;<xYmr(uB-}pG>bNQ90}Kd$@eOh)gbwCIwv#BVUO|G#2EF*J|&jPQ6!{!0J3q
zt>!Y=YjdGhqp3C2Zd%6bS!gr<wfE}U7XOGkcm@6u&zdN&v>6GzhtsZzYltbKD(Em0
zKl;R)&}!G@Yg^Iah{?}rOcxXDSTFq9?j=Q1W9S2X@qxHuBhM6OgPAyi>qz9jadEGi
z3cLSv3#wCA%M}NU#_D2}ao0q@+84?C25mI9c<8V@IL&#}!M{)&9uDm(6C9Z}Zqo=(
z6pGqXbRc)_7Fa!iMvXgXL+u82sh+yYTm4QGx0vEt2wndn&00hzs>nW6+Z3IiuB_M3
zAbR&JzHK)0FVSWa|0?C0;91GJfHn^W9Z`IJn#_6QE~frnVLVYA-q_fzzGwC>?Ngh$
zJTufNg&SREQwdhN>Rqjn^Q{~BC)E`wZ|sPf3L|U&P?JLQUSsE``^;OFN{4=>&wq1=
z2B-2l{Q{=>zOG=^F3<S-v#y_`egbnR1!0`ImT?iq%G;t6bb1*2cWKw)q*h?#|H6w$
zd>zZD)s<oT)UZQVzqcR?XRP<~ZZEGVp#@rCMsNH`8(B2q1-7s=)FjvA#67CxytxZC
zYp%Fg=g(eXax;G5O~)O+H9Hf*U-xfX?v1(jn=_hK5*vzFKR?A<>fvU!ke$?L!O)zw
zzgT?f*rc+V_M%+Dp41O4C*N&6bJq>N`NMwyq&6>||GGPOSo{9K9C05K?U6z>)nkrY
zU1s53HtqYlZAV@-nfq3pe>PtFQ@obQooFTh{hU|gx=O=>Ioj`{C->{obK37*WUkyc
zs7Ly0qZu}D(WjF@EvNPf#&Ux>^~Jh5R0q5fQ`|T0>q~m?O{U*Hecmrb=DebMuh;>9
z^01e5^D3>Svj;=}JH7HJ+eUT%+BFr-<lY<gluQ%;o_U@Lta0B6kE#pmTNh4)l}ddT
zO?Rl%<G{S!?YFeY%4uIUpxYa1!|U??+{|h_^@F~s_!f6IkeRS&Ww;Hf-@<-vQeN@F
zS-;)7;7*jZ4NT>VcFt3;;7Mcm7<2oH?Kkz!m_Y0b{vmbz`OuZQDc#$^SO15cog4O^
zt0PYs>iZOT^LlkfxlQe$jVl;XS1=p7#j+8)k{d0jQ<=C~;)i7F<GDh7SSc1qCtYMb
zl50_|^@cgcbeu27eG;wN8!2wgKi_Lin4COM6}>QWn~=U3E9!*!$e0};*cWPlX1l}j
zZQg(hgQUIPf*l_Usoh7SOe5`ajYng%uHU<kAO)Sv>XEYX{K!40+31e-rOh?&vZb?K
zH`Ch1zp09GH%}Xy)r(HUtm}$bFrz&#nvLL{opwEfZT1hf4lfk+(Ghc{Ti=K`;A<;U
z(BtIvot5dI8&f0-G%DgHL5s~)PSEU}n-aK*(<amxU7kttTf542w`RQmbXx0iX7coV
z&d3iKKT^!xV9Zr!!2dvTAot>)!%<+zzj>r*T(g6blirb__~gBz_HkAzr}PB#T+}}p
zxjY75tG1f+{eo3~I_<K#+3vaAUB4gRb79XP-fQmqCHGO~0xgx1P+a%tlX?Mi?+m`F
zQzzY(OZzSzl^+=C|Fn5!*VjF3t_TDBQy-k1e2w}7-`u4$W0}7(@U8YkzM1hy-LH?6
zfj?>Y>Vu^^%m@37?og0BSC5U)ol#UHy3g=GyDhx>@>hC?>n%_Fr#tue(<-At0~z}}
z-gD10Jw2Ct;fdMbJbJ-ZSN`e#N51^x;|IU}k3N3MU)}ueuOENr_?@r0_-Fp)$H!lC
z-;-~@@Y=_Erl))Ssk{6)zx#<V41Rj<`dx4R`)@yg>YX1w`>rp|Tr~61pZR}s_r3F;
zPd@PGcYNnt_g(ak5B}-TzUR(k^S}LnFI+d7R()ERZ~s3|YhC4i*N*q>c*egdipJC?
zx{r!^`l3g^eDs$OKJ(X~`S>?){?6aL;F)he`I=Y#_Pw|K^+lu4eEB)KHx}Ni?PTgM
z^XdHUKfU{vxydumeEqloS<f9`KePYNyUsJYpL)|h_ucca-|@i3_x;09-*?evfAseG
zH$OFh%{7O9J*|4QKHs8F_0tVwW954Woj%~!H1X=uQT0BI`yaX|2f6Ep=Z}5m@rn2$
zLAvVn!QuElKQVXP^mTKEzZm_C+|04riP`b@xu-Rby{j-idMY>b3nvSO@aD_i6K(Vj
znKIU1F)N{%`t@B0#zsdIt)xv%!L^CIb~|r|kEu!2CO`hM+NP>a^fUdTZnc>)pWZt$
z{P?gj?rDwl=AJ`l)V0ajvFF})`RNHY$GmHk429lbPP;M(#$H_NGg)qv`O%>v^*9Ml
zL7m<veo?G(n-nHo+Z}kYw4IE1>o=Bex1D@?ujw1>8-JgBTI1Ne?m6^C*QfVt{Mg0E
zFQ1=K2R+y4Aw!1~lis;-xvh_led$Zd_~O26XvhqiP<>LaGv*g3UJ!iyR~}#3ca_`Z
z`}y0Zd&ix4Zl-U{jLjSOv_^edHvM-6*Cq!K?*FaJ59oQD+H2|2vKiWU72KgXrI6ge
z>Co)JI|X+5&}{##ThXE9xr&FA=P#Q6F*E4CEZ%v&p5Lf1yDn2d#{MvQ9%KAV<jc(H
zwj+W0IekmHO`jHx=KJA3^XyW(XS?MJfqz*_mDq%Az5kfvN+oE_Es?!e1HTyQ2M`xm
z|HC+bbI+08!8X4ff8EUN&s?ZB(TB#k-{Vc@)Y+!XeaDqNpV4UO;_i8k7oA})bIa{k
zA5^#8?puTVT;ACT+aFD@9!Wo)-f&{#+uzoS(bW_4fez{8<L95>)um_k>fdd*{ovn+
zq49gW^i|2}v18`JJ^G6Hy0{<Q+?=uV=F}-Odth$jiQWfKpYENVpMUT{oodDNpEo+J
z<G#)no*zC}51=iiSC5wGywH~|g*7LqL*aGTsW1G2XVfP1^RJHEL}yuXn~aYB;NOpq
zs(Y3W76<0Xj!n$FHd*KfXOl9iO?1lZPJ3OOeDlGiP4x8TxJ`PWfAejZU*4ByJyM`q
zE6eSwS6ZQTE)*U=p0vq>GM$)s<@ovC#=PPcZabMDef;rJofFT`7Y8oC{Lx3xKmW8A
zdc5=<+`M%q(^-{TsoW;|9$8z83u=?^x#9ftf9rU*+T`4LpYQ6n@gd&DnBMT%G52Z2
zyV_yK`>t+tpwuR}>73Y@_xAR>HtFg*|9mxo`O2fNEOT?NO-`MfpIvAZ?YrEZq{ySA
z-;3MiiRbUX_;mbydN(f%!QbC(E%K3aXy8mV7S;VV{lgk7nkoOKZc6aAD_q<J??~bU
z?}(qjsITsmVGtgP(+B<)Zhh_|)=265^b@3uDL*&JM%ekSX6upkORPVa^Wvm_p~p<>
zE$?5T{))QFwCm;X3tikhlEl3u`byZ%-&PtHo*Tza?tP(gSEWv#?@rP5oX1jrZ&D;9
z;f&+!ugH2o+W0H4(#H9fXP#O)(UPg<v`Z#-ex#84?~FB!!o~SPr1AQl*ZY=OTw$Az
z?Ri=23sygS>&w;-YxJMH$)(Uyyc8l6l}GCuX0~Z}eypzgZ&)I`ET_3JK5H9EW+e07
zYkWQ>_s}NOLS2~}#{0G;t|S=^XEgC$eXO>&OSIDLKu3aj^El+@2FB~s7mHUasm`eN
z1C_3RG&;0+fgUE{CXIQXQoD=ryl6lRD#@Wkx`@)<5ZWysA6KIIRq+gjf#ieT`fAef
z-Xm$nVidad>802$?O=RzBs{9^B63$VMu&7Ygt74jc$0dvoRW=4?$tGhz7f{E%d~K$
ztB~BZV&qykzW74JY=pv(nyp7z+Raqt<5i5WG#cm;Kb{{R3AL>28Q1T-tt7tINO#TA
z^A<%tt+=O;BJTZP91LfIT)t<(c88{KO06(G>*sX2-8=oed*;+WYN)(kG7_Hsu8pXO
zd#~0RY?96|C)c8p8~1eY`Oxi()Q6#OwoBW}iY*&xhow%Y+A{hhbJ#7|qj9$r%TDlq
zwyC=K#@4fZr2R~!H?vC}YJpSwMn`dV1u`}~tc^jJs_s3ZD^}w@QfU3ipS5;Qn?g9N
z<T>?{8#KPvxYgsE!r@Ta%o<;_vKUhRO=|_Ps5DK(`2H$k{2G|3)WLmB^S9@8L{GMp
z_>dnZ7ruBe)x8S_yzY}x<av=6*PrLQYPqc|a)XS7CeMZI+)j+PlQ`JYYp9{N5%mGm
zgPlTc52I$zTDM);2XlImldj^nx(3xepuN(m&}vIj@>x5#UjttqBHcXwZW-!KIf}FN
z<JWAwY#&dd9$s~xktVo57eZa;aB9Hq%OXEA#*AO)zcqZ_tnc~W;aD~tp7v+wE-<-a
z%~fmU{JdJ_t;HQ?hwFM5M*IBX!(phNTJ9P#{l4gqW>zN#Sqa{Eny5)kC=q?6SS8pc
z)Ai;Ss%{$*=Jk*oec%|?mSMb8d$+0oZa(Kf-x`0LK9#8F)sa&>Z0-+qF9{neNl?5|
z7jtMeUKsSND}c2FQ-72T{V{!%d0sAZn_Gs0zwAA|&dN1%>JzCAqw;zp_04iIHL(8c
z#s#hsG|cNK5p4_F40Nfswili3>XL1Z&YG7;Io*wAp$~+TZ&WRm>E;Lh4BLFLjbtI=
zV641=&VbFByB|(iW)00)<USc{Ql#5PYRif=bU{s|9;f+0_m9|RiZekx(R%T~J+Lb~
z;gzkgN~Be~-I%!D@xleY4!BFV6x2$Z?WTlo%+p7DH&jTToIUO7eKhEm8!=055!X_m
z&z>lav~o}sWS2EZO6x3|u`V5`{TKR?+c)W;9{DD+VXj*zWdpj8gzJYAH;g}$%iU-~
z_hpMVA3e*?jbtw5p51(vY(rU$&FUG<E?7TrrnNy>>w9)Kh^*CjCMS}i8+U)F<^p49
zH2nh_CeuRWg4;Z-8;M`sNOr=`=AVaPV~xi4AtSnBdbjh`1LNJ|#ctmmjZE&SJBlkS
z9nC{8nLnc8$k8s}4(Ma0m(wzCn~5|i1zR4;%5e9-R@X$w4V~2X=}7O^+@-Ut&`jx>
z8W)UD=4P+%I&ZHIAxd&r&QpTRx<|~!xEVRBHdCAAf`Sd)0Y*ogBv`eWbxqsYd!oE}
zTMoDVS<}U`4#m`eE_~vI+jj*wcz2z!I(&R;tmx;uMA|(d*@CfA&}F-fnbaZ06!-hT
z7VbM?)Y&l~hWV*}KmRlN{I`O@oKlMg#;rMXVFUVUC2ev>y)*+SP8=<cTzUBozpFNx
zenar}kAEnC_haun@7F*7<e9UNz4^Sa{m;LA!`vHY{^-|!|9_q^UwCN$uYLc?6C;m3
zG<@R2f1JPj9rxVxpWglMr$1MC<)6>!k-xsp;&yW8Pt<F<YPtrulcOh2TynMP>$#y@
zZPL{hd~@s)|NUodJMV&tTkoE|ruV!*h`QfkUmDzX)3c7++%*?p^lP`>dSc|7i+AKN
zdH#vJclDn5ofBt2-E(2^xxnrHtbK$2wC_^eWG3u<=Vn#q^l4ct=*cCz9@Us@=JR=7
z?Cq}YKCY`$brtH4ysk4oe&B$**BzgT^s0-y<7@TfD^%Sw*$nab7MoJF)2EZwzA|Z(
z(RsDW{QT2T$JchdP7HDUfUd|_W6Z0!<CbZY!vD1?4WgAUw#kF%1g1-E@}Sy8Q`H*U
z5VWb}^G`jMJWtTINjX@}E01S$Sop?f)vMelZr`PIC^f~2(!OiHwC{4;%>i9^AE~#>
zgkB@13Y9MFZL;%tvu)z~B{q_WeoN2g0(1DV`Anc2KRxFLGkS>|9yX&DasPb92Q+=j
zQ0wVFl=OSNe9R2`q596b{*9X6-$)tSJMEdn&6cki*<Wff4>gJUH|qI}8g|_>Gxfqi
z50op#{afOGjltVpe?@)U`0P@@#b@79w1Xpoxzs)1@j~@`bkBFx@|Wwwj{5}Z+9e}l
z&&^F&q|trJ0X>BIU+Wo-t^<}^wvm4-Y;W)Qxb}BCLr9J_O_#szGT3uz(?x2yO^#n@
z9(>*F*4rlfwRl`*&TyLyeW2BCGI2~FM;>fuJ2~pMlW%D|Y5G{$blp?QVEgYhoo$2L
z$@uGzO*FHe=ssTV_md27CzpS(={9LFgS<fXE$-WrVb9mx0owIPOolxso~|oWM%?s@
zP>z>}6|*uny5rxrx<dDdZjJt%l3~}8^Wp;d1wFsfh1~h>TVsVD_mWI=V+-->>G8}=
zz3lk<CRE32oy*T%mrq$zv}j3eNu<V-OVYM|#5d=>zEy>+4W~~V$!}BojyGIVEVt=I
zdaBTpiJ6Uby}J#nmNeJmrDkfJEgbBbx3sGE6+du<RqL#nRi0BisFb2M9@?c7%So3U
zbrvUf?wEf?Ta-O#rjv5$pl-`03d<vI7;j7QBeY6eRYk(ebQu`;zT5IjMDZH?16@KF
zCF44d=(>kUn~SbjadVRmVqx=1Qn}Z7ueRFeqWPH!yZ?L3s*$|Em#nUQ0m>0w1uSWO
z!P_5SEFT}^;~T0>P9_V)?O=5YYUEA?6asfyiwoInq24bhHA~~wuAHeKC7(J52WR61
zkuH1`Y-pk+y)K~N=UaU=IilA%t<vkKcU`(_eWi&n?ACB0*oCodj12uuE9wz0t|WeU
zM?#LKH8Hfou-SIxM(f7)**!G-G)rR(K`pjyOK@A9O;SV}tgrzlGduLPaAgY%ZcFR(
zLyg!Ydi(pjLD%pp9ZMo1=dO<D=geVi)nm)(%2aI>3h|4Ec};Vn9CyRnQmi~JPSDve
zI~x5xs)6c83u(iJv1BB2J0tzKE*j~Q`T=vj8#U_PGaQ-FUF7YoZJbWy?rBYK5qA)A
z^WxVi9?9Oz&QEVbo#LHMq-QsoIrsLqX2jP^=nv}>dOgNW54pCX)%01-oYS8Yg)W(f
z@uKP;q;a>X+fI^@#7dFQ9{4Y9arpzSFFs)8&YN}PdKRD_eG-K^t1c+RNnv_I4fmM=
zZ_;f=dd#w-akw#l4U;V;9*^|u{<0MMj<u{dZd-6+Dsr!({fvo1U0gane8harMrPC=
ziL^QFbGs-TJ0DiUue&Y6D!r!YtY9{>Zc|ds>NVar!kmj|DHQK+eQm69itaAm1r391
zulCPM3ZYMoYLIvbHR3w<x{Fa3Pr7C`?pi?$t3O268X^&hUkevhL|QXylhwGcS7EV7
zpE*VbjLx`%$=Q7)IqjDGvD{ugp-$-gjENS?6e^+?I~upz!qhB|>}l@a9_t{{lSri-
z8S`)5!sCO1-uqV217WDwU_kdI$_08<b7(xPhi^@nS23q<D^tdnqEUHr28X*_UMIc(
z9cY*QH3+n=MA~9rW;9(#h@#tNMc$OByATB7tl7KGO?E+TsaZO{M{bzqF!Z_2s-13p
zlUGAH-^n11%=n4J?&zUyLq`z>*J9OS@!(QDCrfef1)ETtn7dnt3mwwE!|o7bUKsh>
zTOAD-KCHX8iZ`7l<qNH%?k~%sxAeT2*40saCAEp|>JADf>^I(tf!&i=2JbW%x=U4p
z+^p*(=N;Xr7BjmBOtjbs_JkVEwUdpPZ(V^~zNS6bwtAJpwBG2}n6rz+c@vnz(Y@B>
zZVHTl;%{}Mh;Y<geYKu*njao_1q&B9745eM0^R7teLPA2x4PslTi+kFY)z#Vbx+6r
z5W9x%yeNO+u0Q(8FF*gj+kfY^|0=rpPyY6z*T49JkLGW`J^vHeT(tl8eEz3*ja;>`
zom_Il+<J86Ggk%ER?RZC*jTNuK<ex3yDs%rRIQ+U+RkYI(={~klKk+l-1aXYe|qwl
zU;m7`^RJ#7$?drCqdRWD{hkXZE*`!$FjpT9UwTb>@$nP+OLU*XUBUFU+QeqKP0k%E
z*SXch@$mx(`}*AV*gyKwe8Keo=tu6EjlI91zudF*oD@B@LGdjaZrQ9_>&p7xq)p}@
zo>w8}j~(bUV;BF%yzO=UvbJ!W6ffDdHaReHUElocw4JyM?MFu+pHQ2qcgeh-38W`G
zDfGp!n^nHeTkp<qY}UHR&9UQs^V)ZfYp<nH+IQ(5)UHh;P1&k#vS)|$Xk~Ey55pk-
z%6Cxf4a~SMPziMZ?eed<$@3cn^;>lP9v6P!DaYONT5e}6%iP*^4YmASxZH11pB-JB
z=$1Ii_bA2j_=<V`2y6%SfW|(39#NCHk0MDZ$K6m<7N(cyXJ>fs?VC`S()m>K{6@Ea
zcVB||9ucE1c5!?hnTQS?*pYYBE5h*uVMQ#XqkaEs6DsC@%F?gCm22L!=d`<TN8Bdv
zmIdx9jmLE-iN!Y2O$>B$7T*TM&CYNr{MqJJF7Xb-xiJ%{O&&bw95d>kM_SrWbaw*x
zeED*i*B3Inhk>G5KOO5mQLc0AhsWY;0Ya_#zzcLUmAFmZ{cy@{a^OHdA5|2~-Si`F
z6I(HnQ3Md!k^*P`=IYhfnP{tn&T!p{?(z^WOe*MV7rPM4;z;qP^lIfkLNxs`B23Cx
z8YGd7zxKAQkLgB2>T_d;!;b%xUgh*dyK#RF1ns!0_L$k`Uy&xcMr6fV8#vJ_FZWj&
ztRgmauP%h~>#{`2)GhWpxW;vmD<5sw3#9k|S{sdfhLe)i6Y5M>PgZT2X6Vt@6-#aG
z_Cz`N8ma+YcZERTGrF%D1NSdX%A#m_kF_`6m$_JZN|HpcZi!NG?YV4zd1mJgyMC?Z
zWeykC7>~s-Cp9e|aj(gUrmPskQVVRzS>1|j*zAet{;;Jb(7V~w3ZsRUmTxrg-t)<L
z)gE)P^U1<8OGe!G(ew%Tk{mZZGBCQHB1H8qRK=StG_qvbFf^08fIigIOc#T1^6pZv
z@&sERNrsELE{-it(c!V;CsVAz60^9oo7+y@JG&g>j*BibIATWQ?L>1c6D*Cml&;@O
zDJ+har(|My*7@tHMzoHFw2ZqX*n}m?q(kCO@#7hTNq59AA4oJdtWyD{O{Q3ll;^q8
zBzPLQzc_@YVI~G%OZu2bRaP#pzoHxVxtH>Tt=)K4SU9^XPhWbLwPd3zC+Y0rj<2=4
z{K@tZ#;YxFGNo7?)r;!^k<8N3TO-NrcnSBC%ql0*1Z`E-X<Rx20tg_000IagfB*sr
zAb<b@2(+)j!na@TTSS$tW{1F;;y)~YVYE2b)|FbdaG%+}>Z}c!QS9E3Y-(n5*6v`o
zoM>^ZJf*o|tLo5PDOnl;1UgaR>gS|gYClTWkat5b_^$7U#{6y)@A+E(kYb+sY!Wwp
zrRm=-rGH;O%DMS(S%@Es<98?1i@%${B69h@&t;m8(0?%PdQ64M8t#vWT`#YSA1O^g
zoea(4QoKC<<@bk|S^cDPfu_&uwqK|3AGu6JGnq{9`p@@=E@MCG`=znY54$URLZw!l
zT+N)_vja}mOyz#<S|zMHW0mynJJ~nS{>x1(UB!>OVRa!&A2miRrbiXyoqpC{QI!=&
zcYI=ni5op>`G+~Xu!`~<yrP8`<}DwoFV*tpI%$eM;|rTo+(>I(%XfvnUASgJS6E=p
z^zA&e{}rt)U3@rRSfO=e+J^k33%0SP!-c=nU7VMoA9k00h04wSOG0^jD@8kb(EriY
zOD}a7bQgMKBK<$4h)CV!<hY<mluOh-sNCHK{g4v5O(=@uBzg^W*GNrp!3}jU+&M3d
zG*%AECMu6-V7Prxt196O&b`?~{W)`u$JcjhR3S3cO5jZ;F}+GZh@!}CMUihcR1$O8
zSdF+bg-Okg)P$O^<jJ&nMyJ2*{79>6U`^!Oq-3Z2ZwF>yP7h;Jw-evpkkdcut{m1~
z&*K&|(vSL0U|r*>ON4Pv6a?=1G@*+Hy2)@Z{xjN)lDoDjO(w$bb6Z%AWnWWAj$ZAc
zKQ))9aWz4xI}^S)x6h5ov#cpMWIV~eOxwA5+^RXU7rgsgP$#Q(%;|DPhp+J&4Z=|1
zYKXn&l#TpT#^JizZbn`SeH$lDChF!;1JjCYnnLobO~v#m61b@Q%T72~xAkpR$m@ZB
zNl5xJMCRr37NA3d?oz7|#fK3c)RR=nDS&IK$ZAP-%yPRa7d-t1`&>^gO>xr(;z@2+
z2Ew@yw5k%a{d4W0Ot`Q@-=9;=S~peazrIpv%b5*leKV~ijppdZ*T8Kw#zkHGXquUJ
z!+6Za>~Lw^P0K*&OR+C@iASm$n~R@XW;H%NqiA=S590Zn=ZA9DaYStsnsC_obF+Gm
zlO|~w=3aAZFL$=AarZwSo10P__1jW=SvNg1p?G7fs&YgRWC)5TvhfN-6B(oXgL>Y$
z3A+A9)27A`o$S&~ciz>dgHB|Qcs5X~KzpXZ%or_U-Gdy9{!IMrnxcNk9B@Bx2U^-S
zR93={@w98=ySodDEmW5Tx0i~K5(Db|tM*Zkxx-TS-!c-Pb7{||q*3vt|5BZIsR7jv
zV>U2;zZrM%R)1=<IA{yn^*l|q{ipN3KKX>n<Se|Nds_=?5jRDyI2gIlAqp;@GdIM~
z4A3X{oK?KIEgFwMiJUBkhj#~_Jv@9$of<VqKbu6JIaS&c;tqD9QBLvEeY7~WH}1^s
z5@sc|;P(^vei!bWX5BtW`lXu_<VN+0(d~7-oY$qVxWc5f)=bU}XbH_JUOPM$Zx!zI
zeyFXgw2|EFvI+KuK{V%%INI>Mg&uiI)A3>F|7cYerrnCdK%0dgnx#+RQzkd!j_#lB
zb`N3{`L;maM~8!=ZegqT31j9F<3DJOo_OloCUSpqBYA3xF1MXr5}4V&b0+wyIDzJ8
zA?&;$?OJFHk)SbFf4&*l!-3p(W6TF;eP18?Bs-&6WQsZkcHfbBv(rjE9{sCN`Dfo~
zwAJMFXovmrBJoS^<^6vXgbx@Sor=6MHLMA49aT2j2}7S~Rb9kAa8%EYOV$^^-F5zZ
zvx~Y$Dxt;?y*5@28LFZD@P%%^PR-OzZp`X|baPe@6gs5F3)RS{A~z?>MdKzr;V06r
ziVhU<k^1>Z&8uD&#BCDaam9>>BQG`AYU8k{)CS%=&B*>-uFsq@=9kn2MYC@_GKK!&
zQe%T%K{0Y4Rg4Zk+Ubptgf{n1Pxn>d`$X~Hxx&#gGk8PV^=MuGU3$Z%8}wDK+yhzP
z8T!RsK7Yw2T465t!4K@(Wrj@fPYS_6aX2#G>8p(PWrY{aPS1^8Y3};+yN6$L!QoRm
zQ^*fT`=c3alXB*BfAWAaQP^dNt!`j&_pe@ha{utnT0v$)VQ1P^$rnSN+Xd$PNAG<7
zYX)+!QJdt=uI;%GKK;`#`MHC4^!$?@cYW>)KQZ3@uG7D@e@E`D!Veype&$bq`N}Um
z^T_v}`N`KlQ@FHn;(uLz(N!Ox)`xa8J=JyQ`~T#J7v1);{r__6sUMo#e)z@t|L;q8
z{>mM@e<kgDv@rh^pH-gJB0r!u(dpKYU!^vA@wKi^aygw_J@d>@-+B4awO9Y3@TM=k
zW&fpbdDoZKCcFCz^I!VNQx|=H<Rf2x=Jq>(`!)ad=RaS#@29_T@%ZP|Ch@*2|6iW^
z;Yj%P3;*Tgw|`;cXMgyvAOHA~JMa9>Yd7N_?<qCY_Wzwy#tYf@nc-pGJA1xpo_NBT
z=bKl*T6efnICkv(^W!^emu{=wJAC@InSXw=oR0eAuNxgbFgiZ|#1o^V3z=!eyV^am
z#_g)+56sU`m`g{`IODm)qwZ$V841NdPQN0qO^o@9+GIX%lLI=ljcn2;r%sh`b>8jT
zMDycNG^69MyX`jDCcSzhN)nQLsXwDOdG*Bnyv_B#QW>gEKKaSpGSw!#UsbMgdc))%
z=wH!RGH>+Oe$c(8C+$;Db$6S2*Cz34nRzH~xdYmsN*`bj+@^b>uhb?FnhCXua(ks-
z=PrHXi6?FwE^Tb-RicGC56z^#vIE*n$#1@>Hqo8w^}L28jE|pxz8cB3Nw=HQ>)J&3
zqc4t)safKEm!QXAr+rtvq?_h~ceQI1Hx}=^)F#F}cX(lAax*$S6s~AN1)Q;a?$4m^
z{CJth7vdT}9Gbzy<@x%g7(X9qF>Wq9WCmt)!QNoZ416@y^M$UT8F1G>9UdDWnDvU!
z*;SFRCTAh+c~;uBxZYUT1_QT@+QHqywq4hoyOOw`2juBY>iU_x&K?QOn43QsY#X>^
zG>P{m&kNdhhq1qOq2?FO>>WC?`?q{*>JH`S7f0{<CC?1(x<%=B2S#7OWF_=H+^U+4
zmacYOSYPjf13G>m7#*G0hjVux<(?a)BZzyRhK?8G<G0<`+k4Gr6XxK-gN0sq(1{Nk
zLE(T>&CmCBojTQPdMA2Edq=&oaB?Bvjvp!fu$5JqbC<6yhVko;E27g_Z`ieoJ4zfo
zre|r!=Hug|qX&<F<<k>|-d?rItP+$C<Ok;65$bWZiKZRUgX_$g8M#U08411LZB<3Q
zstsl0I=7un91Fww%e4<PeFsY0iP}Ub0^P1nlI=t@+^JgCb~53%lb|=A<Cf1(*l~3$
z>oOjWhvoITt)lm!UPJA>;`8A0c5+Y;XzV&;d|qvGowgG#@bJU>v9W49ac!b$ahr^3
zBs-z&@>bQw{jlpU-O5Mt@OSfv;^9BfM=F6Ad@UKOe`6e1e@FN2sAoQ=*DV%`KWJ5j
z&x=ok{dcJ!qE^}U#Zte-o9+)?3Di$9bdA<k>c{98?jLd6M%T;S+^rGZG1UeCPm^I2
zueOP0n^^Qz6U(;uqTV02OZmc;3Zkp-YlIaStFcU*&pz{WO&72xThnXUVj1+d&33X*
z_zb=yc7I@<7VBNiUu{8$8|rVw9qJnotLEEyR-3g%x!&honR*GLg*9BN&vyD>3SJbC
z#DjQLtuh`zV&IVHzHHHp@kdLE<3ahvB$-x@CBt&8GJS`R7w>IF!Q&lFR9aIsY~wM-
zr{a;MnI=u73$ly4D)mZ@#Y>nZVVo#_Nv1B@kZh=C&eUUq%<jbsw_;5EQ5foMDqOZU
zP0^L6@g;z6KUCt6ldZj9a$AVMq@Ci0I`^gT-?h5z33kF9>Y^e?ny?zTT?Fo3uj!hk
z3+l_gf0Sm0P~HKrFsqX%4SlUurFT~p3E7$*dW}cTw0@_uVJ@(Wx<B`PAoVfPSdudD
zuJ+cW3#3zTYCG3fiNib(pS+IOi>PsMr`cTr(HHBhgUQ8yNEC-ESjzT{=4)`@>V
zUXrR~BYQrddeLoij$7IiO!1!5c4FgABJMKh%Alz08SLL>@6wpID(kuk4ZH3qNm$+z
z%cqo*cJ{yvTUCB3pU}D%Hxl{JX+mJ#Ki6WRZ}*0|y*h}fZCpx!+D)!Je|E8@!J0r5
z-1e85(EHj}Rz=iPkr|yTntrX;>i5AwhmWM0G{q~<_POH3dpI}Z_H5RTBw=X>xzbh=
zy6!}!>%_|mJA2so8!aopO%B{<%=Uz1x+=n$$gR8Rj{OSZ;HdF@KXl`Me=hRXVrzz^
zDc4NWnKOrewZ-LjZ|Yo-OYGgcbJ2&?I_fZIXLSx{rUHGE96X{_K{3>9_qSqjjhfBS
zHPWhjm3B3LV0Op7AGC!O<4-5?0~b9-y*X=&cWc*Wi^Z-|^0nmS?xw9Oehb&r`})?c
zEQ(j9d#p@``Yf+|5ttrzOx)(4S(+bwwl%ZGa8MWEpH#1se9kqJF5*%Xt{zJ5wt9lj
zoU`Y)%_z4pPmaB5b};_NQTU2m9bI+=<Hh0?g$v!0VsLDB_FC62TQ79E>pWW<PHJ`P
z12?A=uA?uEK5I@!E^getKHT9x^os+B^q|?fE_Hr9NAtH_IQJv1s<OT%Nmivpy2<Sy
z*0m}+jn&mG|89IhE#bZB$a}*phI5hmmA78<J6AvNIi`DHQVGLkp_N|CXVELo>*Q&L
zuePl8)~(5Ug|QF4q<FOG*?S&1+Y9<k|ClC^>1hAqYwrsR;X^xe7asO6*#4^N6JH<n
z_Qs!A+=43wZCP0iL#J9*tH4_AqSPi&s!d+~qUX%L`2)Z8>Vv=d*>mS_9x#{gJM+$`
zpLyiEm%M2HqSyY}?Z=NFJpSG{KYho<&-~&)tX{t4W<{&d@6<V7%g$X~n`k@fDm?kf
zBQJi<i~hsM-~53WZR<J9oc;Ho8z@}1|NSp{`l)AL``VH3yyCTw#BK5kwTbtfv%=M6
zgVGJ8R-50s)6>6?M72#670Mq33%cBNJ|7?1`?UKya6mVe7??0G=sxG1v9Yc$GydR%
zu0PgR3w!iApw;1^+GN!AY*3p#`lvD2sa0H;i_xcZCW@}>Ew{<MuC#yXp;nh}^Vhe1
z?`D+Y=A=!uYISeatNSy(u1(ZJz3N=@;MkMePD=e2-OQ~NTHhu&-)zjy<_RIY-ICjP
z#Wz(oFYkT$;U0~<eV5u~3-7zmeW@5)5_C@#_xZfvn+e{jVQ~Fya$ojxT>TPXsOjpz
zXa?P|JYVCh1bvptWH|SNR#mI04}e;i@A@|m>K>1`d_3-#Xv*>8=<EwM-Stm&^LLf!
zx2k;Yv!23@tt(6E9IDh`E4d%U#Dwc5Un;|>8;(U2*Ny641#bQ|6Rw}oYN42=4%iiy
zY<-(NI-gtwk=zgB)f3<U{z99?<vR8{9qpeOA9wR7CSJW(n^e>zOQXC0s&%zVwv$Ka
z)hfo?XX1MgxI04RuXAMx<ATf?*Cx71^;PBh@#Ga>{%pmmoj=k4;}+H-*+-4KHqkFv
zr8d#G!Eu}D21%zz%~jfWjs1e!MEfpxzlgQ=U4NF*eb>uA*upkpRS0ybz@E2kTEX3?
z6~ZzB-<;jDK0&pcK%Za;5;!;IXRbGb95#|TyJ_uNFK$)kyy_LT?3bJB6}Nl5c-3Z>
zFkD!<T^M6z$Mkv)+>hbzuN<o5<>^fh7gmu{{!JDyjm3B9u1lLALS4s|9O1QxTWE#N
zFW2Uj;M{f+;KVC_6Ko%E`Fmm6!M^1sX!8|zwelIv?o2B_+X`1w;XJIQvghKJc+#F0
zmR7L1vx?GQWhdqTSj!8$!oDk9D1<)kZ~5(oWBkI~p>0NXM(Zug!oi`GL3MnEeAh@4
zuGS-QVXIkV;T2ZJBm@vZ009ILKmY**5I_I{1Q0*~0R#|e4}o+4u-S6tBjr%>{d;x1
z(fs2t9hG0{`6tU3&mWGKtZ!L@&Y$p~o2`PLQ(`OgsE$|8t7rVYQljK}D9e{<Hvi>0
zGG*%u)V?}5vGG6Ngi(!^xY;$5ti19X*V05QFU3>@QWH4)p(e7fII^#li<?~|$x4gW
zyy`Aod8xLaTCc_6O>JM5tyjSRnpTzFL80=%P%B<hj%2YKZ>#G3Dwgl?(Ou6pQGs<G
zz?ZKtEKMp87gN~9(JeIQy}H@ThGwZ;SngK6YQ{^`o2um(7fUvm#dtCnR!_)WJoofQ
zRB7>g#w54u_(rUwGLN+LuUuE_$9FdO+;!bdu&T_}@v7NPN7K%~=>j&N!S<hTK95Fo
zh^iKttcq{-DBDT<y#vnuXYE&}(pB6#tFvubxb%zE)H5^VbK#<imfXQy$6q}hAh|p~
z{@%S*2{*o0eEI3x%I94!@0Ic|ttJBlch|)Y3GTLmm0^QEyHsYmWIXNsm#nO{k-<-H
z!1`=e9@X)x*-b~&&cEpbHkU!+vgVdwb?M68)T)Wro)KyG24u7LO4@L4@w@F;sKqb3
zGQ5LYgT3d-8Z+yhWvkLv$E#-7A6+G*RVLS;Z=0v|{<`S`CPa&G?&|nDSCC}0!YN2H
zBSX)~tOoL%Z<FdQllaOfvMZ-uW9nAidv*Wf8X)z}veqi$;<<1VZyM9;KA!F|^2@>o
z<-aW7wwd7lx2B7d7@e_@Pj!4@Mq?vMn=EF#uym6D3Oluh6dgXY>pwPKfyAhKJ6Vi3
zyn<vCOWI_GY^vASaQ-Z?Zh`rw_kvz`J}kI#0<_7-S#DHLw8=(EZd^WFwoP`tr&+{9
zGXt}gc~r+M=hZhJKLFV1-gnPiDSh+#uas*$P1|)}v!y9UR=1j84At?)IdzZ4Up!tv
zGwYsFvn*^t{>$>r+=S|VOm)2B3ZFi`<|0k!zh>^)m|1O99dEdnv`NEc)eBU&L3O-3
zea$#+Qj@4wg6cM?j@Md#+5D~ECh0%_Bp(TV@tb^8E559WYD}okuSRlaOQ5>{VXb(h
zXw~^Ox_tYk-}A9HC{xql>$gE2HmnG~Ip@j^%WQc@EByGeJkjzg;qpmqPKh)(OU=6H
z&)2MOYi6#q?OIc~maoM=%Ux2KR%nrRsPb2wM5I-lmgRfy%Uiapx>uCu+obM7Y+}NK
zO>yN}dh@2pRGqc|o$4t~$2V|~6*gU%PRyV`^+L-vSGkfE;+3--9#?)D3$3~Qqv{Be
zs}XP5xGKMfmv65H`X5QPJZtuMv~Jb$iyK*Iu<Klo#SmyjV7igS4W{+=@!D1`QxT6x
zE8<lt6%Ch9s-9x2ClE(q;{~?Aa>Mgna+VeMJq#+3!5S}A#jB6`4He1dRheHy3%6zB
z^v{J$)vmtCv^w7Gmx#?S-$t!dxS<7wu~qA+6|YKOGwSl&z)z|**OzjFJ^v%+71W!3
z)gG_j#Yl%hD+G4h^w(0oidykTOH`d-qswo>^a<JGcf_^gjS^Mo*XZ(Xm%f<PsP*Nl
zJ|<VkTVJBKSz`;ngRJgXmBbg%U901b+EnM?=<-`JePXuQF|k&>QKRbo8eP8a(zoCk
zU;RF=6>rq2I=@DjCp`iPAb<b@2&_w>y8mIVc%v(+&acts+b@0k=UvtP4{OC6HLA|9
z(dD;f`szMHwc?E;Rp-~}@>?-|wOOrrqej*FHM;y(OkZtQE8eJ4b$*R5zZKJ0o7IXp
zYE+$Hqsx;X0R#|0009ILKmY**+C;#Q(ksYDUB$am`J`9V4bFLdgY#=7yX0CGu2^Zr
zjI;<K5DN_ai}gT6>sct(Wx`Z*Z*Au1{+HISZ#`=Z*RxOuFT-}y!Hq}JTPCpk@$^;|
z*2+5R2Sjh6T29PI009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0
z0D&zju;;8+ReSLUkgZxH>p@_n1hx-uR8F<>S-in;t(441009JQ3H1KBR*FuTA9g|^
z>n>yA7wS%0cS2itN)jS~00Qe1*!_z2Ew|QE(ONT^S5tsvd`%(}Ab<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1t!iv{ZKJy>k!VO4dkq>dzw
z%A}BGqeUQnRs`zpJ=oNCQpZZ_NYW^I3RyN<1kxjbz-9~VKAb`cc;aFTsAP!%0!suw
zx+J!tktkX%yQMRh##UQq>r5}aG=;kI)UxJK*-o1CV`&5sKmY**5I_I{1Q0*~0R#|0
z009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5ZE+<-fwK$syB4SbaLEKPBN<!82WnE
zgbt0;$+1Hlj$$K#00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_G0fA>-*+eC3bRz6(BI}ApYpkUrC8G$WB+xzHM8>V@
zMA(|OG{L~42q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tl>EV9#0WU9!>T{6-fbJpyebuzj#qMe$m-
zBG!Wd0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2rLsQZpftzr<Uc*
zg!K!Y^W*g|ySQYyILa6T2q1s}0tg_m#RTfUiv460FsrR3nI6BcmLy(lMY;w`v1XPH
z<U>*fOx+&^o7qlQTS+oKeqAj|+(Z@W8fdaLvuq$Ak|KZr0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@nG)#zUm2-Rl#zN+jkXkEJ88>ip->1QfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAW(<EwlCI^Xtg9Yo|IT)_G-CSPv4+ys<S1I
zK>Y$|{Z0L8m!+)nq{JGtmu0uggbm7OmE4((00IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Ia!DNxKvFQ~329atQJ
zH3eGt20OWCIhct60tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tmF3K-~{DY^L|rYAZ>m$FHj;iMcA$HNdxKmJQ@X
zQUpxh-FchYPF7n<GCh7>ElJ!&73msivNf}8ARm$<fB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*s;B5>}rHYA&k
z$Ryl|OvnR)Gz4}Gq><~o@+_`vDHcKi0R#|0009ILKmY**5I_I{1Q0*~0R#|0009IL
zKmY**5I_I{1Q0*~0R#|00D&zlu<eUYRK3QNNNUWkcf}i&O}(ol9RkY*&ib3>)9Rj5
z<4GhnX4ku#4a%n8)sYSX1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q2LY;OPd_Z(j0ntyR<MaV;I@H7(FN+sT^G
zN1@YW)9(Z_KmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmdU%fqMJ*?YyaK!A7F1tt6Sg+T6u8)SGT`i7heKdu7K}
zvvymzX_e~k-}l>1RAB9uBy&%$k$;k6?Oc{G-e~&eIkfqdLX<)QGq09{8CfEL00Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@EfzTQ@H$o)tYaA#saqiT{koGbPq-0Jy$F|QTQy}P)>4%vQ3M(j=(@GB^c$YK
zSTn~h_vDUqY)zBZ6KpxH)hRY|&N(k#M{c=wEW;uQAb<b@nHDJAm16ax6!Ru)1X?J-
zcG5y@R)qip2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0vjsO`;86FZqqWO)8nSmZ;2HTeLWl1q#Iv0+L2lyfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Icq7ASsfg*4^oFP4WZ
zB&laop`JurC{4Zn`@A<bfwJ~W)}HHDo1|DfUD!nVSQLR80`>OqYic`LdnIenb>&Y|
ztevj*^BZeOFdKml5ID6$9_8mRmWL}OVG;reAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_mra<|bCZ*w-f3;@nHD{Ky
zS~C$d8x|OPU&D*E*8*XC6=x$#v*WWHkxQz1to_WIR9C$@nfKkgIqPj;tvny40W6Yk
zkU;sFCZ*vyf4%;E%UP{I2bM$t0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q2L<f!=SldkO0+-<IoOS04+hHb`LT>l>8O
zCTFvDr^ih$9IHnF0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~
z0R#|0009ILKmY**5I_I{1Q0-AErIew6U)Q3(rVt>YdoK^&Ma!If!U1;<bJQwB`VUd
z-HCARxh|U|MeTGIt6XU`Txnt(PCHp|nY!vtNV;l)w4U)cczN}jHY{Fm7sGnfty-|+
zs&mqv(R9IAE8eG8n^DK~W((Eq@^uukEs~TssPeEzq4H}ypRvv?YOI0T2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
z(2)Y=hmw?s>#Rh1@vir;kwH1p8cEiiRakQ_GZ8=l0R#|0pi-dxP?GYna$W=D<;8bC
zu*O2=L~A5r76J$$fB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000Iagu;m51G9qv?BlVyf2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@ohML!CSrM*Rt-w|
zpEaD;3dpw&1?ueqR&TmCtYTwDD%P1i_fP9gNHPQvKwvF_@-q?3!*bescSfc3w!GYG
z!&3fd%&wMz=?HY7fK8{&XaC1E@{Q8SlspkYpc4hcbPB!eFVo3)OXM1*Q_K8E)5tfa
z!lqGF@<adu1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~
z0R#|0009ILKmY**I$t16vkE<boM!IijQ|2$SfIhX6*MNb>%)zuCp7{HAb<b@2q1s}
z0tg_000IagfB*srAb<b@2yCc8xQ*W#Hx!i25I_I{1Q0*~0R#}}D1q{`%gV#F3SVdb
zU4PI-0sJPGO>@zxlzDlW*1A&4e^*ah1>VGbZE4-*VXdN+pZ`-H)=FQVUvK{9^mXRn
zeSdj@bqwoV$2xLm5d;uGU`+upT61<&GwaQ|-gHeBhJ_J8009IL*kS@4<C|&lI=?Jw
za230rYH$IPBhbzQQ96a&^@()yC07IxKtKXvS_(a%Pb+8gMF0T=wC}PheLnd*x(FbE
z00M0wkj_rNg%vw@u7xXGc~z+zhAXdg!=|Q@zu#o0wHB{6-*j?F>AIa=f6>V(n_BiL
zt+n@jA+4OZK)xyMb$kAN3)rPtMVmt2J>N+oQ?f(=0R#|0AOix2bUxH=qDWP7e<=m!
zuZw=hQpi2{-g+~wRp(ms7uTB@F2<9w`j@X>($@svH*@+aaJqWl2FB-%KWBzFFvD_I
zyWd$JYj`+Uqt3PFFRZX+xDZc9!n&8QT97CL2q1s}0tg_000IagkUfE@s!HW}c~~{O
zX0*=b_Dt5yi3A9=k3jWPv&!-Eu+fs%xg6U`qp+k$009I#PQWH5E)7yDe(_T&WlXjR
zv_`-tt0@gqS|{5{O0Z;$00IbXo`6@e>ab!w)zPl^rJ8-lGLJ9X4%4nwk?V!mAl{G;
zCUt(xwOEWjk1mcgR<FQ@wAHFB+x76OvzUQEy9tDwRiJL}x3U_2b(<(&?wC~`uC{1%
z(|1PAEx!eq4%4pluD7MVhK|j@+FtSUxo|_<Np(IoLAHOjW|FO%AXFPveP&!&n>6g#
z{gs9nVF3gXK%kaDLkE*unXNRx=dCMEWm;JvERU3i)$yv?HKX+`f6n%r*=*ee)nB1h
z#9iOAMnWU$xxQ;v*{EtxMZDp!6|1sZJNm2_uRVWD&#gXkB=O4g<9c`+O>ee`^<=ws
z)7Yx2C-JaqYOQEv>DhPH@?<^&2q1s}0?i0SRrga_h>w}>NcVH8JH+XA>z7DNxWAgA
z=k+y{Y}EwS_fsjyhmCLD{aoq|aeC9h{a<#b`|+pVa+3}L1Q0*~0R#|0009ILKmY**
z5ZG{mu;MrQ4bQxkVR1)VIg>8}2q1s}0tl=oz%hO`8KxtE00IagfB*srAb<b@2q1s}
z0tg_000IcCQy|>-$Lm~@#SlOM0R#|00D-IugjE$Q$IHX2*)^l3<$5P;rX&FZog+})
zKerq&4;!sXX*sr&wcxC=Yt626UZZ*B4%V45$q;B)f$DpDrBKeE8&b%WED>m-K-hwH
z_58CItb|n{kfH$BaHoh{SJqK|H+QO$S5#wu_3XiyR8Jv}00IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfI#*IqIFd9jBl@FAr?WPeFW-%Qf8^l
zb{%E+?pwz~EP_D$2zae1O3%%$SPSbw009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0U<(R#g(j@3_LBILh!U3L<)J3I
z5XP^IFI}Hq9A7pTE}Oyx1lnAnXsRE@xFo(LqN<eR<zcCIRZ+9^Giy}4I`JAwnS}rX
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2y6v`aD_^4+rGj?CLyqe1y<^wcvfKxgHUw@5I_I{1Q0*~0R#|0009IL
zKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I|sw!1|uw
z=()~Y;gXE1qf2L2#;TU9oR!&eKmD3*|6ud$u+3-DIXQTZ6m@;iZ|wQ5*0EAY$9h&>
zS}v?7ZKl%LRBKcCyXD!hw~3bL#1sS&KmY**5I_I{1ey_unpwE!vb!FsnS=xgAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0z!HJ8e{xB*{%eJoE=CN2Obg^MTv|P@
zOI_+g3;_fXKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009KDDiBswta7|!^0LvDpN}&1pDGeoXH|}uhZRZd8eQ*lb!AQ>
z1ZoLX_ByN_Uu(IQpO4b}rxnXoXH|}uhZRZd8eQ*lb!AQ>1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0-=Jp|6I
zdOl;VQiZh=Fdu;o3Y=5*e8yT;q>ExLA?72100IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfIxEsVa4K=;}w%jqq`rkoVM~aQWjE#3uDPhIbI%C
z&8`_;?{YOWCIJHV2vlCxTRFab*}|79r>*>ql!X-4S(W4E;X=YXN7lPso!OHN0R#|0
z009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{
z1Q0*~0R#|eg~09xpMO%TOku4A%txRD1quy5|D;wG>7rOmi1`R0fB*srAh2ZxMmxRc
zxwrz!Yp2(R@*{u%0v#;C@uY(rkD?=h00IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1t!y#iOiw%(NOnl2xyWS+@TCySx^cD1gzT=$O{tF-PfBcb<;on8^Y(<@La
ze^?r-K4WgQ94}2?b-?o*SEbp&8NL5)12fx{tb$Eh>&CBi;ecq(&$-+e;x$&q^BZdb
zZOH7Q|8GOG+5AlG<`-e3N-*?S8<o@M<&%}YS6Q&=mB%`E=<CzT@{^B_t&WZ)LmgcB
zxac}}j5@szOUpm>_e<j)8jCu#+$$EFWBiINOhjObz|d!xL_0I$XX_Ym4t8cUES9=-
z;%FDAbo$uP=}xbK@pF;RyrPb;$3g{$9$Ogg)RAOEnd;QyuTbuR6{dC8q+FJMJ8|^I
zvpcH+mX~(e^UR^;lRJ1y?>9QQ@D)YZr}@l;-j8RXD)s)<&>>ar{O?v~OfJaSH^UwO
z`D7q(?#))46ffzJ4SLmLT9Y@^#>>#TaPR-SYGpfQ#@q7wd+*9rn+*N;4xwMQnD?HU
zwKiF`s?0zD0R#|0paFrQuQiakEt4La?VnY_GV~E;=>N1ObOVLDBeK6V5+v6>H?UYc
zC+%+M!qro@u4D7P^`z^dG#%e2j~+WP(Lvtz6t&~qq-)Huoz&CPEll(1Sk|_ap@&+?
zx1p=@qd2=_UOzH=UNJ+zq4a)mL!nxj*;JUUO#K<%xv))Qydsc>!1fJ(K4YyihP4tf
zAAvR$*t5aUXRKAl3>}JVRdwC-d%v>oMcZV-_$s35HYv=86l3Va8<NdtWD=EE>P9lP
z{k^SRvkn_37uf~s%NQ76XTtdoEB_kBE#9=o%=VsD`gYz%DrWI;dzZDL(ha?;q2%q8
zc;WYwF!0<5#w=YjJlsCa4VOes;hG~uyRDd@=<3yp!H<7g%*91_$Cj>6ti;M??hRL-
z-u6?=`!3())Fd`cTBq%cT~7gr{-K^!ZJEZp{gy(Y=J4XNjJ))IsKYB_uaBmT9X}Lx
zcs(kLKlE@#q@za5n}#)!JGNx#c#?sBzb8YZ3+rb)>J7DaVSjV&+3h<wS}58Pjk!~=
ztc0QI4z5Y$%I>){u4#9m&q^3N)#){H$CWVt-|00em%sDxWt%g_T&_4*u22?+@jW^_
zv?A7(dpfu|XLfEYe}?SPsw^q?ElXk@6tShUZaZn+0ls`{+(9*1t*ArqS#3_cPoL5^
zDz1$G{N5+?xt$lB(eCAKpnNZCAZ=SEwF_<XL_U1%?tjx(g=?-bJ<Tn?`Ahc|x`z);
z6#6#5BpX(O&To^0-MX^=AZ@Z?Z;9qJdi>x+$9m@vKHhvzZIeUCZzqoz9vbd7g$%Vx
z@0Z%<-LcMsTt74L(J=6Lt#k1<T<R)YL9q28en!026hX*p$CT;jOX|zc5X1>uy
zNT0F*ZIUwZI<lut)`6DtBAIKGmvwC4xs+R)>=8hqjRkZO;ojAX7go%u9Iu$XY&3Mg
z!Y&C*;!7e*R*sj4nnW<B_wLSB$kMec6|G>;xW6K{WVEv9Q|0)QL{*X2KEKhcT6<Qa
zz2EKVn)nMBc4cUz>EQm1@tdi%1!w8j9%kt8I(0kAnet_JIbE}orOQ@K$6lLSdM|~^
zl@gu$&RVJ5Lnl|7+7Z*TdWhFGgdO3(W+9_!&Dotdv%~M(7a9|}1B-^43B{LmbX7ce
z{bS^+kfA+U@Ao>kO_Ek{C&N+4)?vkh5B=qelRIEy#ksI{T^Tqmc7QoWL;wK<5I_I{
z1Q0*~0R#|0009ILK%jAf-mf;kOnWU+dj3g!6{@My4E;q@i?_kT@$*ltZG)0fgzO6J
zXz}w;YDtE*5^RC_Lr-O)l9{@?%beTd=bzMi2h@9Ia;<zid46$wCzsxp-79*<F1>bo
zJu1pys2K0aQ9txU-J?@~nF*PA2569_7BLyPzi_sm5tNyYJzEtS`gX_G$HpbsYZU+M
z*m_X#P7v7E358s-j5eOCSDglj@pwjFhB9z3vdFwFYnKdX<lU8>Y7{T&^tyy`1^iC0
zMn(C1zfckB%+aVbi@kcOJNMp$<vQ79q;t<z$`x509$Xyl(6RX2NBW<%Q|sAMXs0q!
zmaGZ%exuWC6h?6kGW1hp=l73Kc3soco&MfhEPwAe7soqu?5kgOtulRAXO@1YQWwu$
zX=*1;n>*#&<gN_0Nhj&AQdV~_+sxh1c9ptz%4FK4{aT7Pp-oa382az2uOj6YxaXhb
z$MT;@c{MG}zVp9>yyfGwckF(B&)Zvw#;R%wa6G9c)cX0fN$bsPt&ujVCDi))nQN1m
zooGGc#;!3RDZdQec~G_K`0MKL4^@jyg`t1QLUpoq)rxP<-n-s52`d(?9Iu$XY&2YU
z!Qzr7mqfI1IbI%W(pCucXKcGxw)u<KTc*m+YL(+_<=5KhqpVdD<{{9CK<`HyN!@m7
zqqZy21{A2n?~R@a_;v#%+9-?j+o&w-E6Pa|nKAukCJa5+@l~-MUxVrjbn<h8lGez@
zPYTM?$HsMkW~^@9O^dshi8gKRDXf@dd<v*dW?4M1$qd?IajQaPY2S6A9Z=U<1{)tq
zuGO9^$kyI#ogOTfnm`t=t4|GQlQPc2Ls=u;+#}i~zf@K`m`biK&NRx{*>H>bSRDeL
zDA4iyE^Eb}oE3MX{|aU9{mKdxJ8Y6`5Zhs8&USHK&p8*eQ_J2@c6wc0b7ZScI=w|G
zKLQ9KfIxc)41KLV%CY`ZjG3Yz24>g#b7;3Ed;eFvm8jA3++pn57Y63CMwcT!0tg_0
z00IagfWTH4=>1p*1pExtp`r>yZT5V|ilVJJ8m>4sV-ug~(E23X#^P&+ww0lCI;Ksm
zN@|Pl)djEObuk`K?D&_?xqp}I$hy3fswV0;E&U@Pke)#Ax6;eIl{wej8@!ceVqFLz
zfB*srY^Fd5KgV<lTeKwB;gQh}FTaYf?kAmJiHaHw{hx|R2akpwTy~0%00IagfB*sr
zAb<b@2q1s}0tg_000IcKQlPjY*Q#~5vdEcV*U+|hsbW-7kjnAZCc8B8FDJ?6UDFlm
zI(&4;@1<3Nup;Bi@rudIMr%ADWm$SnsJ<R@r8FHjt?wVVV}b3;g{qpY+tmB<zaV~H
zd6`a}dS@pVIw`Xk#al^a4kbIW&aKJPlArt6OXC|CtGqI?a(t~dEWaGMjwQXUT`b&p
zaxJ4)&a(}!%%$hr?FP|EjsOA(q$V)*bZS|*FylJT1X@@cR+T-0p-*I>PEiKxP*DZ;
zT@@INB7gt_2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@Z6q-C
z*)}T7`iin4y=2$7YL?n60vXs&rsJ+bcB`~lN7U1G$aen-2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2y6*~-cM$r
znl=M<sHnow?^HxOW;E=WlCGzqy+2sbQf;@4ZMzaRQ=rji7H*SeGuE52_w{Y!+E6ig
zR#QV<Bt`%M1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~
z0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|0009ILKmY**
z5I_I{1Q0*~0R#|0009ILKmY**5I_I{1Q0*~0R#|00D+Dc7<yv|7vFYp+1Ds~?_F!m
zZ1-7FyBCo1A%Fk^2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_0
z00IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@
z2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000Iag
zfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}
z0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg_000IagfB*sr
zAb<b@2q1s}0tg_000IagfB*srAb<b@2q1s}0tg`R|F=sACkVq(7=ROM4+=uj1v*09
zz<s)d^ynB~Ji3B-cMOj%VT&oaKud)05MFXf^7#HofB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5Fk*TK;LvtaZMH5P+X?7{cd%h>!)Kq*UR1|K!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+
z009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBly
zK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF
z5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk
z1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs
z0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZ
zfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&U
zAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C7
z2oNAZfB*pk1PBlyK!5-N0t5&UAV7cs0RjXF5FkK+009C72oNAZfB*pk1PBlyK!5-N
z0t5&UAV7cs0Rl@2q!8lz@P4+#hvQ12k3-q~?5lBam1B@Is=pbvvAU1BJ%-%sn8GF3
b5MQ^`b;>Q@*-mG*oIGVA3o~E_{$U0_wJ#^5
literal 0
HcmV?d00001
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/ps7_init.html b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/ps7_init.html
new file mode 100644
index 000000000..35d6a68ab
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/ps7_init.html
@@ -0,0 +1,139528 @@
+<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0//EN" "http://www.w3.org/TR/REC-html40/strict.dtd">
+<html lang="en">
+<head>
+<meta http-equiv="content-type" content="text/html;charset=UTF-8">
+<title>Zynq PS configuration detail</title>
+<style type="text/css">.sitename { background-color: #EEE;border:2px ridge #FFCF01;color: #B20838; font-size:22px; font-style:oblique; font-weight:bold;margin:0px 0px 10px 0px;padding:5px 0px; text-align:center; z-index: 3; -moz-border-radius: 10px; -webkit-border-radius: 10px; -khtml-border-radius: 10px; border-radius: 10px;}.navpath {color: #FFCF01; font-size:8px;padding: 7px 2px 2px 11px; text-transform: capitalize; z-index:2;}.navbar { background-color: #B20838; background-color: #EE3424;color: #fff;border: 1px solid #000; border-left: 0px solid #000; border-right: 0px solid #000; font-family: arial, sans-serif; font-weight: bold;height:50px; letter-spacing: 2px; text-transform: uppercase;position:fixed;top:0px;left:0px;right:0px; z-index: 0; /* -moz-border-radius: 10px; -webkit-border-radius: 10px; -khtml-border-radius: 10px; border-radius: 10px; */}.navlink_container { text-align:center;position: absolute;bottom:-1px;}.navbar a {color: #FFF;}.navbar a:hover {color: #EC891D;}.navbar ul { margin-left: 0px;height: 70px;overflow: hidden;}.navbar li { background-color: #B20838;padding: 4px 400px 4px 400px;float: left; font-size:24px;width: 800px;}.navbar li:hover { background-color: #000;color: #eee;}.navbar li#last { padding-right: 10px; border-right: 1px solid #050505; background-image: none;}.nav_splash {width: 80%;float:right; z-index: 0;}.search_form {position:fixed;top:25px;right:5px; z-index:2;}.action_tray {padding:5px;position: fixed;top: 57px;width: 210px;}.action_tray_header { text-align: center; background-color: #DDD;border: 2px groove #FFCF01; margin-bottom: 10px; -moz-border-radius: 10px; -webkit-border-radius: 10px; -khtml-border-radius: 10px; border-radius: 10px;}.action_tray_header:hover { background-color: #eee;}.action_container {padding:10px 5px; text-align: center;}.action { background-color: #FFF;border: 1px outset #B20838;padding: 5px 0px; font-weight:bolder; margin-bottom: 2px; -moz-border-radius: 7px; -webkit-border-radius: 7px; -khtml-border-radius: 7px; border-radius: 7px; text-transform:uppercase;color: #B20838; }.action:hover {border: 1px inset #000; background-color: #FFCF01;color: #000;}.content_container { background-color:#fff;border: 0px solid #000; border-left: 1px solid #000;color: #000;overflow:auto;padding: 10px;position:fixed;left: 224px;top: 52px;right: 0px;bottom:0px; text-align: left; padding-right:25px; z-index:1;}.SelectButtons { background-color:white; border-width:1px 1px 1px 1px; border-style:solid; border-color:black;margin:10px 10px 10px 0px; z-index:2; -moz-border-radius: 5px; -webkit-border-radius: 5px; -khtml-border-radius: 5px; border-radius: 5px; font-weight:bold;}address { margin-top: 1em; padding-top: 1em; border-top: thin dotted }.viewButtons { background-color:#F3F781; border-width:1px 1px 1px 1px; border-style:solid; border-color:black;margin:10px 0px 10px 0px; z-index:2; -moz-border-radius: 5px; -webkit-border-radius: 5px; -khtml-border-radius: 5px; border-radius: 5px; font-weight:bold;}address { margin-top: 1em; padding-top: 1em; border-top: thin dotted }.db_selector {margin:10px 0px 10px 0px;}.db_selector_title { background-color: #00FFFF;border: 1px solid #000; margin-bottom:5px; font-weight:bold;padding:5px 3px; -moz-border-radius: 5px; -webkit-border-radius: 5px; -khtml-border-radius: 5px; border-radius: 5px;}select { background-color: #FFEFC0; font-weight:bolder;padding:3px; -moz-border-radius: 5px; -webkit-border-radius: 5px; -khtml-border-radius: 5px; border-radius: 5px;}select:hover { background-color: #AFEFF0; }</style>
+<script type="text/javascript" language="JavaScript">function ChangeSilRegLink(id) { var ver=document.getElementById(id).value; if (ver == "Silicon3.0") { document.getElementById("MIO_Registers").href="#ps7_mio_init_data_3_0"; document.getElementById("PLL_Registers").href="#ps7_pll_init_data_3_0"; document.getElementById("Clock_Registers").href="#ps7_clock_init_data_3_0"; document.getElementById("DDR_Registers").href="#ps7_ddr_init_data_3_0"; document.getElementById("Peri_Registers").href="#ps7_peripherals_init_data_3_0"; window.location = '#ps7_mio_init_data_3_0'; } else if (ver == "Silicon2.0") { document.getElementById("MIO_Registers").href="#ps7_mio_init_data_2_0"; document.getElementById("PLL_Registers").href="#ps7_pll_init_data_2_0"; document.getElementById("Clock_Registers").href="#ps7_clock_init_data_2_0"; document.getElementById("DDR_Registers").href="#ps7_ddr_init_data_2_0"; document.getElementById("Peri_Registers").href="#ps7_peripherals_init_data_2_0"; window.location = '#ps7_mio_init_data_2_0'; } else { document.getElementById("MIO_Registers").href="#ps7_mio_init_data_1_0"; document.getElementById("PLL_Registers").href="#ps7_pll_init_data_1_0"; document.getElementById("Clock_Registers").href="#ps7_clock_init_data_1_0"; document.getElementById("DDR_Registers").href="#ps7_ddr_init_data_1_0"; document.getElementById("Peri_Registers").href="#ps7_peripherals_init_data_1_0"; window.location = '#ps7_mio_init_data_1_0'; }}</script>
+<body>
+<DIV class="navbar">
+<DIV class="navlink_container">
+<A id="Summary" href="#">
+<li>
+<DIV class="navlink">Zynq PS Register Summary Viewer
+</DIV>
+</li>
+</A>
+</DIV>
+</DIV>
+<DIV class="action_tray">
+<A id="Report" href="#">
+<DIV class="sitename">Zynq PS7 Summary Report
+</DIV>
+</A>
+<DIV class="viewButtons">User Configurations
+</DIV>
+<DIV class="viewButtons">
+<A id="MIO_Configurations" href="#ZynqPerTab">
+<DIV class="viewButtonHalf">MIO Configurations
+</DIV>
+</A>
+<HR class="action_separator">
+<A id="CLK_Configurations" href="#ClockInfoTab">
+<DIV class="viewButtonHalf">CLK Configurations
+</DIV>
+</A>
+<HR class="action_separator">
+<A id="DDR_Configurations" href="#DDRInfoTab">
+<DIV class="viewButtonHalf">DDR Configurations
+</DIV>
+</A>
+<HR class="action_separator">
+<A id="SMC_Configurations" href="#SMCInfoTab">
+<DIV class="viewButtonHalf">SMC Configurations
+</DIV>
+</A>
+</DIV>
+<DIV class="db_selector">
+<DIV class="db_selector_title">Select Version:
+<select id="db_selection" class="db_selection" onChange="ChangeSilRegLink(this.id)" width="210" style="width: 210px">
+<option value="Silicon3.0">Silicon 3.0</option>
+<option value="Silicon2.0">Silicon 2.0</option>
+<option value="Silicon1.0">Silicon 1.0</option>
+</select>
+</DIV>
+</DIV>
+<DIV class="viewButtons">Zynq Register View
+</DIV>
+<DIV class="action_container">
+<A id="MIO_Registers" href="#ps7_mio_init_data_3_0">
+<DIV class="action">MIO Registers
+</DIV>
+</A>
+<A id="PLL_Registers" href="#ps7_pll_init_data_3_0">
+<DIV class="action">PLL Registers
+</DIV>
+</A>
+<A id="Clock_Registers" href="#ps7_clock_init_data_3_0">
+<DIV class="action">Clock Registers
+</DIV>
+</A>
+<A id="DDR_Registers" href="#ps7_ddr_init_data_3_0">
+<DIV class="action">DDR Registers
+</DIV>
+</A>
+<A id="Peri_Registers" href="#ps7_peripherals_init_data_3_0">
+<DIV class="action">Peripherals Registers
+</DIV>
+</A>
+</DIV>
+<DIV class="content_container">This design is targeted for xc7z020 board (part number: xc7z020clg400-1)
+
+<br>
+<H1>Zynq Design Summary</H1>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=20% BGCOLOR=#C0C0FF>
+<B>Device</B>
+</TD>
+<TD width=80% BGCOLOR=#E6E6E6>
+xc7z020
+</TD>
+</TR>
+<TR valign="top">
+<TD width=20% BGCOLOR=#C0C0FF>
+<B>SpeedGrade</B>
+</TD>
+<TD width=80% BGCOLOR=#E6E6E6>
+-1
+</TD>
+</TR>
+<TR valign="top">
+<TD width=20% BGCOLOR=#C0C0FF>
+<B>Part</B>
+</TD>
+<TD width=80% BGCOLOR=#E6E6E6>
+xc7z020clg400-1
+</TD>
+</TR>
+<TR valign="top">
+<TD width=20% BGCOLOR=#C0C0FF>
+<B>Description</B>
+</TD>
+<TD width=80% BGCOLOR=#E6E6E6>
+Zynq PS Configuration Report with register details
+</TD>
+</TR>
+<TR valign="top">
+<TD width=20% BGCOLOR=#C0C0FF>
+<B>Vendor</B>
+</TD>
+<TD width=80% BGCOLOR=#E6E6E6>
+Xilinx
+</TD>
+</TR>
+</TABLE>
+<H2><a name="ZynqPerTab">MIO Table View</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=10% BGCOLOR=#C0C0FF>
+<B>MIO Pin</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0FF>
+<B>Peripheral</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0FF>
+<B>Signal</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0FF>
+<B>IO Type</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0FF>
+<B>Speed</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0FF>
+<B>Pullup</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0FF>
+<B>Direction</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[0]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Quad SPI Flash
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+qspi0_ss_b
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Quad SPI Flash
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+qspi0_io[0]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+disabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Quad SPI Flash
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+qspi0_io[1]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+disabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Quad SPI Flash
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+qspi0_io[2]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+disabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Quad SPI Flash
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+qspi0_io[3]/HOLD_B
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+disabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Quad SPI Flash
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+qspi0_sclk
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+disabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[7]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+disabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Quad SPI Flash
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+qspi_fbclk
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+disabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[9]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[10]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[11]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[12]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[13]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[14]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[15]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 3.3V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+tx_clk
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+txd[0]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+txd[1]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+txd[2]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+txd[3]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+tx_ctl
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+rx_clk
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+rxd[0]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+rxd[1]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+rxd[2]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+rxd[3]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+rx_ctl
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[4]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 29</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+dir
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+stp
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 31</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+nxt
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[0]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 33</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[1]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 34</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[2]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 35</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[3]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 36</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+clk
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 37</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[5]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 38</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[6]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 39</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[7]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+fast
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+SD 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+clk
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 41</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+SD 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+cmd
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 42</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+SD 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[0]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 43</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+SD 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[1]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 44</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+SD 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[2]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 45</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+SD 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+data[3]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 46</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+USB Reset
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+reset
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 47</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+SD 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+cd
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+UART 1
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+tx
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 49</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+UART 1
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+rx
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+in
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[50]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 51</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+GPIO
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+gpio[51]
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 52</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+mdc
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+out
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>MIO 53</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enet 0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+mdio
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+LVCMOS 1.8V
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+slow
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+enabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+inout
+</TD>
+</TR>
+</TABLE>
+<H2><a name="DDRInfoTab">DDR Memory information</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=10% BGCOLOR=#E0F8F7>
+<B>Parameter name</B>
+</TD>
+<TD width=10% BGCOLOR=#E0F8F7>
+<B>Value</B>
+</TD>
+<TD width=10% BGCOLOR=#E0F8F7>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Enable DDR</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+1
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Enable DDR Controller of Zynq PS
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Memory Part</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+MT41K256M16 RE-125
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>DRAM bus width</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+32 Bit
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Select the desired data width. Refer to the Thechnical Reference Manual(TRM) for a detailed list of supported DDR data widths
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ECC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Disabled
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+ECC is supported only for data width of 16-bit
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>BURST Length (lppdr only)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+8
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Select the burst Length. It refers to the amount of data read/written after a read/write command is presented to the controller
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Internal Vref</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Operating Frequency (MHz)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+533.333333
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Chose the clock period for the desired frequency. The allowed freq range (200 - 667 MHz) is a function of FPGA part and FPGA speed grade
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>HIGH temperature</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Normal (0-85)
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Select the operating temparature
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>DRAM IC bus width</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+16 Bits
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Provide the width of the DRAM chip
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>DRAM Device Capacity</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+4096 MBits
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Speed Bin</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+DDR3_1066F
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Provide the Speed Bin
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>BANK Address Count</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+3
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Defines the bank to which an active an ACTIVE, READ, WRITE, or Precharge Command is being applied
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ROW Address Count</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+15
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Provide the Row address for ACTIVE commands
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>COLUMN Address Count</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+10
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Provide the Row address for READ/WRITE commands
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>CAS Latency</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+7
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Select the Column Access Strobe (CAS) Latency. It refers to the amount of time it takes for data to appear on the pins of the memory module
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>CAS Write Latency</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+6
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Select the CAS Write Latency
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RAS to CAS Delay</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+7
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Provide the row address to column address delay time. tRCD is t he time required between the memory controller asserting a row address strobe (RAS), and then asserting the column address strobe (CAS)
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RECHARGE Time</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+7
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Precharge Time (tRP) is the number of clock cycles needed o terminate acces s to an open row of memory, and open access to the next row
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>tRC (ns )</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+48.75
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Provide the Row cycle time tRC (ns)
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>tRASmin ( ns )</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+35.0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+tRASmin (ns) is the minimum number of clock cycles required between an Active command and issuing the Precharge command
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>tFAW</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+40.0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+It restricts the number of activates that can be done within a certain window of time
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ADDITIVE Latency</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+0
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+Provide the Additive Latency (ns). Increases the efficiency of the command and data bus for sustainable bandwidths
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Write levelling</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+1
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Read gate</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+1
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Read gate</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+1
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>DQS to Clock delay [0] (ns)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+-0.050
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+The daly difference of each DQS path delay subtracted from the clock path delay
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>DQS to Clock delay [1] (ns)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+-0.044
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+The daly difference of each DQS path delay subtracted from the clock path delay
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>DQS to Clock delay [2] (ns)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+-0.035
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+The daly difference of each DQS path delay subtracted from the clock path delay
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>DQS to Clock delay [3] (ns)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+-0.100
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+The daly difference of each DQS path delay subtracted from the clock path delay
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Board delay [0] (ns)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+0.221
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+The average of the data midpoint delay, of the data delays associated with a byte lane (DDR_DQ, DDR_DM) averaged with the midpoint of the cloc kdelays (DDR_CK, DR_CK_N)
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Board delay [1] (ns)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+0.222
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+The average of the data midpoint delay, of the data delays associated with a byte lane (DDR_DQ, DDR_DM) averaged with the midpoint of the cloc kdelays (DDR_CK, DR_CK_N)
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Board delay [2] (ns)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+0.217
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+The average of the data midpoint delay, of the data delays associated with a byte lane (DDR_DQ, DDR_DM) averaged with the midpoint of the cloc kdelays (DDR_CK, DR_CK_N)
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>Board delay [3] (ns)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+0.244
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+The average of the data midpoint delay, of the data delays associated with a byte lane (DDR_DQ, DDR_DM) averaged with the midpoint of the cloc kdelays (DDR_CK, DR_CK_N)
+</TD>
+</TR>
+</TABLE>
+<H2><a name="ClockInfoTab">PS Clocks information</a></H2>
+<H2><a name="ClockInfoTab">PS Reference Clock : 33.333333</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=10% BGCOLOR=#E0F8F7>
+<B>Peripheral</B>
+</TD>
+<TD width=10% BGCOLOR=#E0F8F7>
+<B>PLL source</B>
+</TD>
+<TD width=10% BGCOLOR=#E0F8F7>
+<B>Frequency (MHz)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>CPU 6x Freq (MHz)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+ARM PLL
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+666.666687
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>QSPI Flash Freq (MHz)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+IO PLL
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+200.000000
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ENET0 Freq (MHz)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+IO PLL
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+125.000000
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>SDIO Freq (MHz)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+IO PLL
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+50.000000
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>UART Freq (MHz)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+IO PLL
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+100.000000
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>FPGA0 Freq (MHz)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+IO PLL
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+50.000000
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>FPGA1 Freq (MHz)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+IO PLL
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+10.000000
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>FPGA2 Freq (MHz)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+IO PLL
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+10.000000
+</TD>
+</TR>
+<TR valign="top">
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>FPGA3 Freq (MHz)</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+IO PLL
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+10.000000
+</TD>
+</TR>
+</TABLE>
+<H2><a name="ps7_pll_init_data_3_0">ps7_pll_init_data_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CFG">
+ARM_PLL_CFG
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000110</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_CLK_CTRL">
+ARM_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CFG">
+DDR_PLL_CFG
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_CLK_CTRL">
+DDR_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CFG">
+IO_PLL_CFG
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_pll_init_data_3_0">ps7_pll_init_data_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write the unlock key, 0xDF0D, to enable writes to the slcr registers. All slcr registers, 0xF800_0000 to 0xF800_0B74, are writeable until locked using the SLCR_LOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>PLL SLCR REGISTERS</H1>
+<H1>ARM PLL INIT</H1>
+<H2><a name="ARM_PLL_CFG">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CFG</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CFG</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000110</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_RES[3:0] input of the PLL to set the PLL loop filter resistor control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_CP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_CP[3:0] input of the PLL to set the PLL charge pump control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_CNT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fa</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>fa000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the LOCK_CNT[9:0] input of the PLL to set the number of clock cycles the PLL needs to have clkref and clkfb aligned with a certain window before syaing locked.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CFG@0XF8000110</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>fa220</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UPDATE FB_DIV</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_FDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>28</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provide the feedback divisor for the PLL. Note: Before changing this value, the PLL must first be bypassed and then put into reset mode. Refer to the Zynq-7000 TRM, UG585, Clocks chapter for CP/RES/CNT values for the PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>28000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>BY PASS PLL</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Bypass override control: PLL_BYPASS_QUAL = 0: 0: enabled, not bypassed. 1: bypassed. PLL_BYPASS_QUAL = 1 (QUAL bit default value): 0: PLL mode is set based on pin strap setting. 1: PLL bypassed regardless of the pin strapping.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PLL reset control: 0: de-assert (PLL operating) 1: assert (PLL held in reset)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PLL reset control: 0: de-assert (PLL operating) 1: assert (PLL held in reset)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK PLL STATUS</H1>
+<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800010C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL lock status: 0: not locked, 1: locked</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PLL_STATUS@0XF800010C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>REMOVE PLL BY PASS</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Bypass override control: PLL_BYPASS_QUAL = 0: 0: enabled, not bypassed. 1: bypassed. PLL_BYPASS_QUAL = 1 (QUAL bit default value): 0: PLL mode is set based on pin strap setting. 1: PLL bypassed regardless of the pin strapping.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ARM_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the source used to generate the CPU clock: 0x: ARM PLL 10: DDR PLL 11: IO PLL This field is reset by POR only.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Frequency divisor for the CPU clock source.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_6OR4XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU_6x4x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_3OR2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU_3x2x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU_2x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU_1x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_PERI_CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active: 0: Clock is disabled 1: Clock is enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_CLK_CTRL@0XF8000120</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1f003f30</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1f000200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>CPU Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DDR PLL INIT</H1>
+<H2><a name="DDR_PLL_CFG">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CFG</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CFG</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_RES[3:0] input of the PLL to set the PLL loop filter resistor control.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_CP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_CP[3:0] input of the PLL to set the PLL charge pump control.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_CNT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12c000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the LOCK_CNT[9:0] input of the PLL to set the number of clock cycles the PLL needs to have clkref and clkfb aligned with a certain window before staying locked.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CFG@0XF8000114</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12c220</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UPDATE FB_DIV</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_FDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provide the feedback divisor for the PLL. Note: Before changing this value, the PLL must first be bypassed and then put into reset mode. Refer to the Zynq-7000 TRM, UG585, Clocks chapter for CP/RES/CNT values for the PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>BY PASS PLL</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Bypass override control: PLL_BYPASS_QUAL = 0 0: enabled, not bypassed. 1: bypassed. PLL_BYPASS_QUAL = 1 (QUAL bit default value) 0: PLL mode is set based on pin strap setting. 1: PLL bypass is enabled regardless of the pin strapping.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PLL reset control: 0: de-assert (PLL operating) 1: assert (PLL held in reset)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PLL reset control: 0: de-assert (PLL operating) 1: assert (PLL held in reset)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK PLL STATUS</H1>
+<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800010C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL lock status: 0: not locked, 1: locked</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PLL_STATUS@0XF800010C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>REMOVE PLL BY PASS</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Bypass override control: PLL_BYPASS_QUAL = 0 0: enabled, not bypassed. 1: bypassed. PLL_BYPASS_QUAL = 1 (QUAL bit default value) 0: PLL mode is set based on pin strap setting. 1: PLL bypass is enabled regardless of the pin strapping.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDR_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_3XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR_3x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR_2x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_3XCLK_DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Frequency divisor for the ddr_3x clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_2XCLK_DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fc000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Frequency divisor for the ddr_2x clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_CLK_CTRL@0XF8000124</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff00003</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c200003</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>IO PLL INIT</H1>
+<H2><a name="IO_PLL_CFG">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CFG</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CFG</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_RES[3:0] input of the PLL to set the PLL loop filter resistor control.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_CP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_CP[3:0] input of the PLL to set the PLL charge pump control.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_CNT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>145</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>145000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the LOCK_CNT[9:0] input of the PLL to set the number of clock cycles the PLL needs to have clkref and clkfb aligned with a certain window before staying locked.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CFG@0XF8000118</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1452c0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UPDATE FB_DIV</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_FDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1e</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1e000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provide the feedback divisor for the PLL. Note: Before changing this value, the PLL must first be bypassed and then put into reset mode. Refer to the Zynq-7000 TRM, UG585, Clocks chapter for CP/RES/CNT values for programming the PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1e000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>BY PASS PLL</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Bypass override control: PLL_BYPASS_QUAL = 0 0: enabled, not bypassed. 1: bypassed. PLL_BYPASS_QUAL = 1 (QUAL bit default value) 0: PLL mode is set based on pin strap setting. 1: PLL bypass is enabled regardless of the pin strapping.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PLL Reset control: 0: de-assert (PLL operating) 1: assert (PLL held in reset)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PLL Reset control: 0: de-assert (PLL operating) 1: assert (PLL held in reset)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK PLL STATUS</H1>
+<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800010C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL lock status: 0: not locked, 1: locked</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PLL_STATUS@0XF800010C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>REMOVE PLL BY PASS</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Bypass override control: PLL_BYPASS_QUAL = 0 0: enabled, not bypassed. 1: bypassed. PLL_BYPASS_QUAL = 1 (QUAL bit default value) 0: PLL mode is set based on pin strap setting. 1: PLL bypass is enabled regardless of the pin strapping.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write the lock key, 0x767B, to write protect the slcr registers: all slcr registers, 0xF800_0000 to 0xF800_0B74, are write protected until the unlock key is written to the SLCR_UNLOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_clock_init_data_3_0">ps7_clock_init_data_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DCI_CLK_CTRL">
+DCI_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000128</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI clock control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#GEM0_RCLK_CTRL">
+GEM0_RCLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>GigE 0 Rx Clock and Rx Signals Select</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#GEM0_CLK_CTRL">
+GEM0_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>GigE 0 Ref Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LQSPI_CLK_CTRL">
+LQSPI_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800014C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Quad SPI Ref Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SDIO_CLK_CTRL">
+SDIO_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000150</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO Ref Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#UART_CLK_CTRL">
+UART_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART Ref Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PCAP_CLK_CTRL">
+PCAP_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PCAP Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#FPGA0_CLK_CTRL">
+FPGA0_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PL Clock 0 Output control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CLK_621_TRUE">
+CLK_621_TRUE
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80001C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU Clock Ratio Mode select</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#APER_CLK_CTRL">
+APER_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800012C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AMBA Peripheral Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_clock_init_data_3_0">ps7_clock_init_data_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write the unlock key, 0xDF0D, to enable writes to the slcr registers. All slcr registers, 0xF800_0000 to 0xF800_0B74, are writeable until locked using the SLCR_LOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CLOCK CONTROL SLCR REGISTERS</H1>
+<H2><a name="DCI_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)DCI_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000128</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI clock control - 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>700000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. Second cascade divider</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DCI_CLK_CTRL@0XF8000128</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f03f01</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>700f01</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DCI clock control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="GEM0_RCLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM0_RCLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM0_RCLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ethernet Controler 0 Rx Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the source of the Rx clock, control and data signals: 0: MIO 1: EMIO</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>GEM0_RCLK_CTRL@0XF8000138</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>11</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>GigE 0 Rx Clock and Rx Signals Select</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="GEM0_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM0_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM0_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ethernet Controller 0 Reference Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the source to generate the reference clock 00x: IO PLL. 010: ARM PLL. 011: DDR PLL 1xx: Ethernet controller 0 EMIO clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>First divisor for Ethernet controller 0 source clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Second divisor for Ethernet controller 0 source clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>GEM0_CLK_CTRL@0XF8000140</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f03f71</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>100801</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>GigE 0 Ref Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LQSPI_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)LQSPI_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LQSPI_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800014C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Quad SPI Controller Reference Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select clock source generate Quad SPI clock: 0x: IO PLL, 10: ARM PLL, 11: DDR PLL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>500</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Divisor for Quad SPI Controller source clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LQSPI_CLK_CTRL@0XF800014C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f31</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>501</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Quad SPI Ref Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="SDIO_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)SDIO_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDIO_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000150</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO Controller 0 Clock control. 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO Controller 1 Clock control. 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the source used to generate the clock. 0x: Source for generated clock is IO PLL. 10: Source for generated clock is ARM PLL. 11: Source for generated clock is DDR PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>14</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1400</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SDIO_CLK_CTRL@0XF8000150</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f33</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1401</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SDIO Ref Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="UART_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)UART_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UART_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 0 Reference clock control. 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 1 reference clock active: 0: Clock is disabled 1: Clock is enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the PLL source to generate the clock. 0x: IO PLL 10: ARM PLL 11: DDR PLL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>a00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Divisor for UART Controller source clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>UART_CLK_CTRL@0XF8000154</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f33</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>a02</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>UART Ref Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>TRACE CLOCK</H1>
+<H2><a name="PCAP_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)PCAP_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PCAP_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active: 0: Clock is disabled 1: Clock is enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the source used to generate the clock: 0x: Source for generated clock is IO PLL. 10: Source for generated clock is ARM PLL. 11: Source for generated clock is DDR PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>500</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PCAP_CLK_CTRL@0XF8000168</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f31</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>501</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PCAP Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="FPGA0_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)FPGA0_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA0_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the source used to generate the clock: 0x: Source for generated clock is IO PLL. 10: Source for generated clock is ARM PLL. 11: Source for generated clock is DDR PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>500</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. First cascade divider.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. Second cascade divide</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>FPGA0_CLK_CTRL@0XF8000170</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f03f30</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>400500</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PL Clock 0 Output control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CLK_621_TRUE">Register (<A href=#mod___slcr> slcr </A>)CLK_621_TRUE</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLK_621_TRUE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80001C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLK_621_TRUE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the CPU clock ratio: (When this register changes, no access are allowed to OCM.) 0: 4:2:1 1: 6:2:1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CLK_621_TRUE@0XF80001C4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>CPU Clock Ratio Mode select</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="APER_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)APER_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>APER_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800012C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DMA_CPU_2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DMA controller AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USB0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>USB controller 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USB1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>USB controller 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gigabit Ethernet 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gigabit Ethernet 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDI0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO controller 0 AMBA Clock 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDI1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO controller 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SPI0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SPI 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SPI1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SPI 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CAN0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CAN 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CAN1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CAN 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>I2C0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>I2C 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>I2C1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>I2C 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UART0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UART1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GPIO_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>GPIO AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LQSPI_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Quad SPI AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SMC_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SMC AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>APER_CLK_CTRL@0XF800012C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffcccd</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1ec044d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AMBA Peripheral Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>THIS SHOULD BE BLANK</H1>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write the lock key, 0x767B, to write protect the slcr registers: all slcr registers, 0xF800_0000 to 0xF800_0B74, are write protected until the unlock key is written to the SLCR_UNLOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_ddr_init_data_3_0">ps7_ddr_init_data_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ddrc_ctrl">
+ddrc_ctrl
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRC Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Two_rank_cfg">
+Two_rank_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Two Rank Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#HPR_reg">
+HPR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>HPR Queue control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LPR_reg">
+LPR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800600C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPR Queue control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#WR_reg">
+WR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006010</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>WR Queue control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg0">
+DRAM_param_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006014</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg1">
+DRAM_param_reg1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg2">
+DRAM_param_reg2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800601C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg3">
+DRAM_param_reg3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006020</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg4">
+DRAM_param_reg4
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006024</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_init_param">
+DRAM_init_param
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006028</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Initialization Parameters</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_EMR_reg">
+DRAM_EMR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800602C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM EMR2, EMR3 access</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_EMR_MR_reg">
+DRAM_EMR_MR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006030</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM EMR, MR access</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_burst8_rdwr">
+DRAM_burst8_rdwr
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Burst 8 read/write</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_disable_DQ">
+DRAM_disable_DQ
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006038</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Disable DQ</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_addr_map_bank">
+DRAM_addr_map_bank
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800603C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Row/Column address bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_addr_map_col">
+DRAM_addr_map_col
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006040</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Column address bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_addr_map_row">
+DRAM_addr_map_row
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006044</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select DRAM row address bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_ODT_reg">
+DRAM_ODT_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006048</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM ODT control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_cmd_timeout_rddata_cpt">
+phy_cmd_timeout_rddata_cpt
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006050</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY command time out and read data capture FIFO</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DLL_calib">
+DLL_calib
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006058</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DLL calibration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ODT_delay_hold">
+ODT_delay_hold
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800605C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ODT delay and ODT hold</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg1">
+ctrl_reg1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006060</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg2">
+ctrl_reg2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006064</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg3">
+ctrl_reg3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006068</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg4">
+ctrl_reg4
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800606C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg5">
+ctrl_reg5
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006078</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller register 5</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg6">
+ctrl_reg6
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800607C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller register 6</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_T_ZQ">
+CHE_T_ZQ
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ZQ parameters</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_T_ZQ_Short_Interval_Reg">
+CHE_T_ZQ_Short_Interval_Reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Misc parameters</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#deep_pwrdwn_reg">
+deep_pwrdwn_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Deep powerdown (LPDDR2)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_2c">
+reg_2c
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Training control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_2d">
+reg_2d
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Misc Debug</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#dfi_timing">
+dfi_timing
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DFI timing</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_ECC_CONTROL_REG_OFFSET">
+CHE_ECC_CONTROL_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC error clear</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_CORR_ECC_LOG_REG_OFFSET">
+CHE_CORR_ECC_LOG_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC error correction</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_UNCORR_ECC_LOG_REG_OFFSET">
+CHE_UNCORR_ECC_LOG_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060DC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC unrecoverable error status</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_ECC_STATS_REG_OFFSET">
+CHE_ECC_STATS_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC error count</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ECC_scrub">
+ECC_scrub
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC mode/scrub</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rcvr_enable">
+phy_rcvr_enable
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Phy receiver enable register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config">
+PHY_Config
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config">
+PHY_Config
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800611C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config">
+PHY_Config
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config">
+PHY_Config
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio">
+phy_init_ratio
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800612C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio">
+phy_init_ratio
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006130</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio">
+phy_init_ratio
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006134</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio">
+phy_init_ratio
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg">
+phy_rd_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg">
+phy_rd_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006144</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg">
+phy_rd_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006148</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg">
+phy_rd_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800614C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg">
+phy_wr_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg">
+phy_wr_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006158</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg">
+phy_wr_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800615C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg">
+phy_wr_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006160</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg">
+phy_we_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY FIFO write enable configuration for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg">
+phy_we_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800616C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY FIFO write enable configuration for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg">
+phy_we_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY FIFO write enable configuration for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg">
+phy_we_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006174</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY FIFO write enable configuration for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv">
+wr_data_slv
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800617C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio config for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv">
+wr_data_slv
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio config for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv">
+wr_data_slv
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006184</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio config for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv">
+wr_data_slv
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006188</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio config for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_64">
+reg_64
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006190</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Training control 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_65">
+reg_65
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006194</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Training control 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#page_mask">
+page_mask
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006204</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Page mask</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port">
+axi_priority_wr_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006208</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port">
+axi_priority_wr_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800620C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port">
+axi_priority_wr_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006210</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port">
+axi_priority_wr_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006214</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port">
+axi_priority_rd_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006218</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port">
+axi_priority_rd_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800621C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port">
+axi_priority_rd_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006220</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port">
+axi_priority_rd_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006224</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl0">
+lpddr_ctrl0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl1">
+lpddr_ctrl1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl2">
+lpddr_ctrl2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl3">
+lpddr_ctrl3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ddrc_ctrl">
+ddrc_ctrl
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRC Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_ddr_init_data_3_0">ps7_ddr_init_data_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>DDR INITIALIZATION</H1>
+<H1>LOCK DDR</H1>
+<H2><a name="ddrc_ctrl">Register (<A href=#mod___slcr> slcr </A>)ddrc_ctrl</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_ctrl</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_soft_rstb</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Active low soft reset. Update during normal operation. 0: Resets the controller 1: Takes the controller out of reset. Dynamic Bit Field. Note: Software changes DRAM controller register values only when the controller is in the reset state, except for bit fields that can be dymanically updated.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_powerdown_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller power down control. Update during normal operation. Enable the controller to powerdown after it becomes idle. Dynamic Bit Field. 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_data_bus_width</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR bus width control 00: 32-bit 01: 16-bit 1x: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burst8_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Refresh timeout. Programmed value plus one will be the number of refresh timeouts that will be allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes; therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for burst_of_N_refresh slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes. 0: single refresh 1: burst-of-2 ... 7: burst-of-8 refresh</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rdwr_idle_gap</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When the preferred transaction store is empty for this many clock cycles, switch to the alternate transaction store if it is non-empty. The read transaction store (both high and low priority) is the default preferred transaction store and the write transaction store is the alternate store. When 'Prefer write over read' is set this is reversed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_rd_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting read bypass. For Debug only. 0: Do not disable bypass path for high priority read page hits. 1: disable bypass path for high priority read page hits.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_act_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting activate bypass. For Debug only. 0: Do not disable bypass path for high priority read activates. 1: disable bypass path for high priority read activates.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_auto_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable auto-refresh. 0: do not disable auto-refresh. 1: disable auto-refresh. Dynamic Bit Field. Note: When this transitions from 0 to 1, any pending refreshes will be immediately scheduled by the controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ddrc_ctrl@0XF8006000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRC Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="Two_rank_cfg">Register (<A href=#mod___slcr> slcr </A>)Two_rank_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Two_rank_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rfc_nom_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>81</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>81</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tREFI - Average time between refreshes. Unit: in multiples of 32 clocks. DRAM related. Default value is set for DDR3. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_reg_ddrc_active_ranks</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_cs_bit0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present for multi-rank configurations. Selects the address bit used as rank address bit 0. Valid Range: 0 to 25, and 31 Internal Base: 9. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 31, rank address bit 0 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Two_rank_cfg@0XF8006004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1081</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Two Rank Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="HPR_reg">Register (<A href=#mod___slcr> slcr </A>)HPR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>HPR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_hpr_min_non_critical_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of counts that the HPR queue is guaranteed to be non-critical (1 count = 32 DDR clocks).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_hpr_max_starve_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the HPR queue can be starved before it goes critical. Unit: 32 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_hpr_xact_run_length</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3c00000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of transactions that will be serviced once the HPR queue goes critical is the smaller of this number and the number of transactions available.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>HPR_reg@0XF8006008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3c0780f</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>HPR Queue control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LPR_reg">Register (<A href=#mod___slcr> slcr </A>)LPR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LPR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800600C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_min_non_critical_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the LPR queue is guaranteed to be non-critical. Unit: 32 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_max_starve_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the LPR queue can be starved before it goes critical. Unit: 32 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_xact_run_length</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of transactions that will be serviced once the LPR queue goes critical is the smaller of this number and the number of transactions available</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LPR_reg@0XF800600C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2001001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPR Queue control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="WR_reg">Register (<A href=#mod___slcr> slcr </A>)WR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>WR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006010</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_w_min_non_critical_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clock cycles that the WR queue is guaranteed to be non-critical.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_w_xact_run_length</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of transactions that will be serviced once the WR queue goes critical is the smaller of this number and the number of transactions available</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_w_max_starve_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the Write queue can be starved before it goes critical. Unit: 32 clocks. FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>WR_reg@0XF8006010</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>14001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>WR Queue control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg0">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006014</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rc</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1a</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRC - Min time between activates to same bank (spec: 65 ns for DDR2-400 and smaller for faster parts). DRAM Related. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rfc_min</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRFC(min) - Minimum time from refresh to refresh or activate (spec: 75nS to 195nS). DRAM Related. Default value is set for DDR3. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_post_selfref_gap_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fc000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time to wait after coming out of self refresh before doing anything. This must be bigger than all the constraints that exist. (spec: Maximum of tXSNR and tXSRD and tXSDLL which is 512 clocks). Unit: in multiples of 32 clocks. DRAM Related</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg0@0XF8006014</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4281a</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters 0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg1">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr2pre</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time between write and precharge to same bank DDR and DDR3: WL + BL/2 + tWR LPDDR2: WL + BL/2 + tWR + 1 Unit: Clocks where, WL: write latency. BL: burst length. This must match the value programmed in the BL bit of the mode register to the DRAM. BST is not supported at present. tWR: write recovery time. This comes directly from the DRAM specs.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_powerdown_to_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>After this many clocks of NOP or DESELECT the controller will put the DRAM into power down. This must be enabled in the Master Control Register. Unit: Multiples of 32 clocks.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_faw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>16</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tFAW - At most 4 banks must be activated in a rolling window of tFAW cycles. Unit: clocks. DRAM Related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ras_max</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>24</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>240000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRAS(max) - Maximum time between activate and precharge to same bank. Maximum time that a page can be kept open (spec is 70 us). If this is zero. The page is closed after each transaction. Unit: Multiples of 1024 clocks DRAM related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ras_min</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>13</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4c00000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRAS(min) - Minimum time between activate and precharge to the same bank (spec is 45 ns). Unit: clocks DRAM related. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_cke</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum number of cycles of CKE HIGH/LOW during power down and self refresh. DDR2 and DDR3: Set this to tCKE value. LPDDR2: Set this to the larger of tCKE or tCKESR. Unit: clocks.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg1@0XF8006018</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f7ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>44e458d2</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg2">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800601C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_write_latency</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time from write command to write data on DDRC to PHY Interface. (PHY adds an extra flop delay on the write data path; hence this value is one less than the write latency of the DRAM device itself). DDR2 and DDR3: WL -1 LPDDR2: WL Where WL: Write Latency of DRAM DRAM related. In non-LPDDR mode, the minimum DRAM Write Latency (DDR2) supported is 3. In LPDDR mode, the required DRAM Write Latency of 1 is supported. Since write latency (CWL) min is 3, and DDR2 CWL is CL-1, the min (DDR2) CL supported is 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd2wr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time from read command to write command. Include time for bus turnaround and all per-bank, per-rank, and global constraints. DDR2 and DDR3: RL + BL/2 + 2 - WL LPDDR2: RL + BL/2 + RU (tDQSCKmax / tCK) + 1 - WL Write Pre-amble and DQ/DQS jitter timer is included in the above equation. DRAM RELATED.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr2rd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time from write command to read command. Includes time for bus turnaround and recovery times and all per-bank, per-rank, and global constraints. DDR2 and DDR3: WL + tWTR + BL/2 LPDDR2: WL + tWTR + BL/2 + 1 Unit: clocks. Where, WL: Write latency, BL: burst length. This should match the value. Programmed in the BL bit of the mode register to the DRAM. tWTR: internal WRITE to READ command delay. This comes directly from the DRAM specs.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_xp</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tXP: Minimum time after power down exit to any operation. DRAM related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pad_pd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>700000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If pads have a power-saving mode, this is the greater of the time for the pads to enter power down or the time for the pads to exit power down. Used only in non-DFI designs. Unit: clocks.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd2pre</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time from read to precharge of same bank DDR2: AL + BL/2 + max(tRTP, 2) - 2 DDR3: AL + max (tRTP, 4) LPDDR2: BL/2 + tRTP - 1 AL: Additive Latency; BL: DRAM Burst Length; tRTP: value from spec. DRAM related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rcd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>70000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRCD - AL Minimum time from activate to read or write command to same bank Min value for this is 1. AL = Additive Latency. DRAM Related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg2@0XF800601C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>720238e5</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg3">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006020</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ccd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tCCD - Minimum time between two reads or two writes (from bank a to bank b) is this value + 1. DRAM related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rrd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRRD - Minimum time between activates from bank A to bank B. (spec: 10ns or less) DRAM RELATED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_refresh_margin</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Issue critical refresh or page close this many cycles before the critical refresh or page timer expires. It is recommended that this not be changed from the default value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rp</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRP - Minimum time from precharge to activate of same bank. DRAM RELATED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_refresh_to_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If the refresh timer (tRFC_nom, as known as tREFI) has expired at least once, but it has not expired burst_of_N_refresh times yet, then a 'speculative refresh' may be performed. A speculative refresh is a refresh performed at a time when refresh would be useful, but before it is absolutely required. When the DRAM bus is idle for a period of time determined by this refresh idle timeout and the refresh timer has expired at least once since the last refresh, then a 'speculative refresh' will be performed. Speculative refreshes will continue successively until there are no refreshes pending or until new reads or writes are issued to the controller. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mobile</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: DDR2 or DDR3 device. 1: LPDDR2 device.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_en_dfi_dram_clk_disable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the assertion of ddrc_dfi_dram_clk_disable. In DDR2/DDR3, only asserted in Self Refresh. In mDDR/LPDDR2, can be asserted in following: - during normal operation (Clock Stop), - in Power Down - in Self Refresh - In Deep Power Down</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_read_latency</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Non-LPDDR2: not used. DDR2 and DDR3: Set to Read Latency, RL. Time from Read command to Read data on DRAM interface. It is used to calculate when DRAM clock may be stopped. Unit: DDR clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_mode_ddr1_ddr2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:29</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_pad_pd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: disable the pad power down feature 0: Enable the pad power down feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg3@0XF8006020</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fdffffc</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>270872d0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg4">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg4</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006024</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_en_2t_timing_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: DDRC will use 2T timing 0: DDRC will use 1T timing</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_prefer_write</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: Bank selector prefers writes over reads</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_wr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>A low to high signal on this signal will do a mode register write or read. Controller will accept this command, if this signal is detected high and "ddrc_reg_mr_wr_busy" is detected low.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_addr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: Mode register address. LPDDR2: not used. 00: MR0 01: MR1 10: MR2 11: MR3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_data</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fffe00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: Mode register write data. LPDDR2: The 16 bits are interpreted for reads and writes: Reads: MR Addr[7:0], Don't Care[7:0]. Writes: MR Addf[7:0], MR Data[7:0].</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_mr_wr_busy</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Core must initiate a MR write / read operation only if this signal is low. This signal goes high in the clock after the controller accepts the write / read request. It goes low when (i) MR write command has been issued to the DRAM (ii) MR Read data has been returned to Controller. Any MR write / read command that is received when 'ddrc_reg_mr_wr_busy' is high is not accepted. 0: Indicates that the core can initiate a mode register write / read operation. 1: Indicates that mode register write / read operation is in progress.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Indicates whether the Mode register operation is read or write 0: write 1: read</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_rdata_valid</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This bit indicates whether the Mode Register Read Data present at address 0xA9 is valid or not. This bit is 0 by default. This bit will be cleared (0), whenever a Mode Register Read command is issued. This bit will be set to 1, when the Mode Register Read Data is written to register 0xA9.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg4@0XF8006024</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffc3</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters 4</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_init_param">Register (<A href=#mod___slcr> slcr </A>)DRAM_init_param</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_init_param</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006028</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_final_wait_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Cycles to wait after completing the DRAM init sequence before starting the dynamic scheduler. Units are in counts of a global timer that pulses every 32 clock cycles. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pre_ocd_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>780</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Wait period before driving the 'OCD Complete' command to DRAM. Units are in counts of a global timer that pulses every 32 clock cycles. There is no known spec requirement for this. It may be set to zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_mrd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tMRD - Cycles between Load Mode commands. DRAM related. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_init_param@0XF8006028</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2007</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Initialization Parameters</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_EMR_reg">Register (<A href=#mod___slcr> slcr </A>)DRAM_EMR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_EMR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800602C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_emr2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: Value loaded into EMR2 register DDR3: Value loaded into MR2 register LPDDR2: Value loaded into MR3 register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_emr3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: Value loaded into EMR3 register DDR3: Value loaded into MR3 register. Set Bit[2:0] to 3'b000. These bits are set appropriately by the Controller during Read Data eye training and Read DQS gate leveling. LPDDR2: Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_EMR_reg@0XF800602C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM EMR2, EMR3 access</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_EMR_MR_reg">Register (<A href=#mod___slcr> slcr </A>)DRAM_EMR_MR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_EMR_MR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006030</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>930</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>930</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: Value loaded into MR register. (Bit[8] is for DLL and the setting here is ignored. Controller sets this bit appropriately DDR3: Value loaded into MR0 register. LPDDR2: Value loaded into MR1 register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_emr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: Value loaded into EMR1register. (Bits[9:7] are for OCD and the setting in this reg is ignored. Controller sets this bits appropriately during initialization DDR3: Value loaded into MR1 register. Set Bit[7] to 0. This bit is set appropriately by the Controller during Write Leveling LPDDR2: Value loaded into MR2 register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_EMR_MR_reg@0XF8006030</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40930</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM EMR, MR access</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_burst8_rdwr">Register (<A href=#mod___slcr> slcr </A>)DRAM_burst8_rdwr</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_burst8_rdwr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burst_rdwr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the burst size used to access the DRAM. This must match the BL mode register setting in the DRAM. 0010: Burst length of 4 0100: Burst length of 8 1000: Burst length of 16 (LPDDR2 with ___-bit data) All other values are reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pre_cke_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>16d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16d0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock cycles to wait after a DDR software reset before driving CKE high to start the DRAM initialization sequence. Units: 1024 clock cycles. DDR2 Specifications typically require this to be programmed for a delay of >= 200 uS. LPDDR2 - tINIT0 of 20 mS (max) + tINIT1 of 100 nS (min)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_post_cke_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock cycles to wait after driving CKE high to start the DRAM initialization sequence. Units: 1024 clocks. DDR2 typically require a 400 ns delay, requiring this value to be programmed to 2 at all clock speeds. LPDDR2 - Typically require this to be programmed for a delay of 200 us.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burstchop</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Feature not supported. When 1, Controller is out in burstchop mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_burst8_rdwr@0XF8006034</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>13ff3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>116d4</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Burst 8 read/write</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_disable_DQ">Register (<A href=#mod___slcr> slcr </A>)DRAM_disable_DQ</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_disable_DQ</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006038</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_force_low_pri_n</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read Transaction Priority disable. 0: read transactions forced to low priority (turns off Bypass). 1: HPR reads allowed if enabled in the AXI priority read registers.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1, DDRC will not de-queue any transactions from the CAM. Bypass will also be disabled. All transactions will be queued in the CAM. This is for debug only; no reads or writes are issued to DRAM as long as this is asserted. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_disable_DQ@0XF8006038</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Disable DQ</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_addr_map_bank">Register (<A href=#mod___slcr> slcr </A>)DRAM_addr_map_bank</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_addr_map_bank</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800603C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_bank_b0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the address bits used as bank address bit 0. Valid Range: 0 to 14. Internal Base: 5. The selected address bit for each of the bank address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_bank_b1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the address bits used as bank address bit 1. Valid Range: 0 to 14; Internal Base: 6. The selected address bit for each of the bank address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_bank_b2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>700</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as bank address bit 2. Valid range 0 to 14, and 15. Internal Base: 7. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, bank address bit 2 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bits used as column address bits 6. Half bus width mode: Selects the address bits used as column address bits 7. Valid range is 0-7. Internal Base 8. The selected address bit for each of the column address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bits used as column address bits 7. Half bus width mode: Selects the address bits used as column address bits 8. Valid range is 0-7. Internal Base 9. The selected address bit for each of the column address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_addr_map_bank@0XF800603C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>777</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Row/Column address bits</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_addr_map_col">Register (<A href=#mod___slcr> slcr </A>)DRAM_addr_map_col</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_addr_map_col</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006040</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 3. Half bus width mode: Selects the address bit used as column address bit 4. Valid Range: 0 to 7. Internal Base: 5 The selected address bit is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 4. Half bus width mode: Selects the address bit used as column address bit 5. Valid Range: 0 to 7 Internal Base: 6 The selected address bit is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 5. Half bus width mode: Selects the address bit used as column address bits 6. Valid Range: 0 to 7. Internal Base: 7. The selected address bit for each of the column address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 8. Half bus width mode: Selects the address bit used as column address bit 9. Valid Range: 0 to 7, and 15. Internal Base: 10. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10.In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 9. Half bus width mode: Selects the address bit used as column address bit 11. (Column address bit 10 in LPDDR2 mode) Valid Range: 0 to 7, and 15 Internal Base: 11 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b9</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f00000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 11. (Column address bit 10 in LPDDR2 mode) Half bus width mode: Selects the address bit used as column address bit 12. (Column address bit 11 in LPDDR2 mode) Valid Range: 0 to 7, and 15 Internal Base: 12 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2 spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 12. (Column address bit 11 in LPDDR2 mode) Half bus width mode: Selects the address bit used as column address bit 13. (Column address bit 12 in LPDDR2 mode) Valid Range: 0 to 7, and 15. Internal Base: 13 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2 spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b11</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 13. (Column address bit 12 in LPDDR2 mode) Half bus width mode: Unused. To make it unused, this should be set to 15. (Column address bit 13 in LPDDR2 mode) Valid Range: 0 to 7, and 15. Internal Base: 14. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2 spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_addr_map_col@0XF8006040</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>fff00000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Column address bits</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_addr_map_row">Register (<A href=#mod___slcr> slcr </A>)DRAM_addr_map_row</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_addr_map_row</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006044</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bits used as row address bit 0. Valid Range: 0 to 11. Internal Base: 9 The selected address bit for each of the row address bits is determined by adding the Internal Base to the value of this field</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bits used as row address bit 1. Valid Range: 0 to 11. Internal Base: 10 The selected address bit for each of the row address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b2_11</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bits used as row address bits 2 to 11. Valid Range: 0 to 11. Internal Base: 11 (for row address bit 2) to 20 (for row address bit 11) The selected address bit for each of the row address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as row address bit 12. Valid Range: 0 to 8, Internal Base: 21 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 12 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b13</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as row address bit 13. Valid Range: 0 to 7, Internal Base: 22 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 13 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b14</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects theAXI address bit used as row address bit 14. Valid Range: 0 to 6, Internal Base: 23 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 14 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b15</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as row address bit 15. Valid Range: 0 to 5, Internal Base: 24 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 15 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_addr_map_row@0XF8006044</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f666666</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Select DRAM row address bits</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_ODT_reg">Register (<A href=#mod___slcr> slcr </A>)DRAM_ODT_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_ODT_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006048</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_local_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive on the 2-bit local_odt PHY outputs when output enable is not asserted and a read is in progress (where 'in progress' is defined as after a read command is issued and until all read data has been returned all the way to the controller.) Typically this is set to the value required to enable termination at the desired strength for read usage.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_local_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive on the 2-bit local_odt PHY outputs when write levelling is enabled for DQS.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_idle_local_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive on the 2-bit local_odt PHY outputs when output enable is not asserted and a read is not in progress. Typically this is the value required to disable termination to save power when idle.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_reg_ddrc_rank0_wr_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>38</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_reg_ddrc_rank0_rd_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_ODT_reg@0XF8006048</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f03f</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3c008</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM ODT control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_cmd_timeout_rddata_cpt">Register (<A href=#mod___slcr> slcr </A>)phy_cmd_timeout_rddata_cpt</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_cmd_timeout_rddata_cpt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006050</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_cmd_to_data</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not used in DFI PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_cmd_to_data</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not used in DFI PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdc_we_to_re_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register value + 1 give the number of clock cycles between writing into the Read Capture FIFO and the read operation. The setting of this register determines the read data timing and depends upon total delay in the system for read operation which include fly-by delays, trace delay, clkout_invert etc. This is used only if reg_phy_use_fixed_re=1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdc_fifo_rst_disable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1, disable counting the number of times the Read Data Capture FIFO has been reset when the FIFO was not empty.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_fixed_re</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1: PHY generates FIFO read enable after fixed number of clock cycles as defined by reg_phy_rdc_we_to_re_delay[3:0]. When 0: PHY uses the not_empty method to do the read enable generation. Note: This port must be set HIGH during training/leveling process i.e. when ddrc_dfi_wrlvl_en/ ddrc_dfi_rdlvl_en/ ddrc_dfi_rdlvl_gate_en port is set HIGH.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdc_fifo_rst_err_cnt_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear/reset for counter rdc_fifo_rst_err_cnt[3:0]. 0: no clear, 1: clear. Note: This is a synchronous dynamic signal that must have timing closed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dis_phy_ctrl_rstn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the reset from Phy Ctrl macro. 1: PHY Ctrl macro reset port is always HIGH 0: PHY Ctrl macro gets power on reset.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_clk_stall_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: stall clock, for DLL aging control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_num_of_dq0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register value determines register determines the number of samples used for each ratio increment during Gate Training. Num_of_iteration = reg_phy_gatelvl_num_of_dq0 + 1 The recommended value for this register is 8. Accuracy is better with higher value, but this will cause leveling to run longer.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_num_of_dq0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>70000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register value determines register determines the number of samples used for each ratio increment during Write Leveling. Num_of_iteration = reg_phy_wrlvl_num_of_dq0 + 1 The recommended value for this register is 8. Accuracy is better with higher value, but this will cause leveling to run longer.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_cmd_timeout_rddata_cpt@0XF8006050</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff0f8fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>77010800</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY command time out and read data capture FIFO</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DLL_calib">Register (<A href=#mod___slcr> slcr </A>)DLL_calib</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DLL_calib</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006058</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_dll_calib</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1, disable dll_calib generated by the controller. The core should issue the dll_calib signal using co_gs_dll_calib input. This input is changeable on the fly. When 0, controller will issue dll_calib periodically</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DLL_calib@0XF8006058</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DLL calibration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ODT_delay_hold">Register (<A href=#mod___slcr> slcr </A>)ODT_delay_hold</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ODT_delay_hold</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800605C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd_odt_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UNUSED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr_odt_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The delay, in clock cycles, from issuing a write command to setting ODT values associated with that command. ODT setting should remain constant for the entire time that DQS is driven by the controller. The suggested value for DDR2 is WL - 5 and for DDR3 is 0. WL is Write latency. DDR2 ODT has a 2-cycle on-time delay and a 2.5-cycle off-time delay. ODT is not applicable to LPDDR2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd_odt_hold</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr_odt_hold</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Cycles to hold ODT for a Write Command. When 0x0, ODT signal is ON for 1 cycle. When 0x1, it is ON for 2 cycles, etc. The values to program in different modes are : DRAM Burst of 4 -2, DRAM Burst of 8 -4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ODT_delay_hold@0XF800605C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>5003</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ODT delay and ODT hold</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg1">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006060</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pageclose</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If true, bank will be closed and kept closed if no transactions are available for it. If false, bank will remain open until there is a need to close it (to open a different page, or for page timeout or refresh timeout.) This does not apply when auto-refresh is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_num_entries</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7e</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3e</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of entries in the low priority transaction store is this value plus 1. In this design, by default all read ports are treated as low priority and hence the value of 0x1F. The hpr_num_entries is 32 minus this value. Bit [6] is ignored.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_auto_pre_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When set, most reads and writes will be issued with auto-precharge. (Exceptions can be made for collision cases.)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_refresh_update_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Toggle this signal to indicate that refresh register(s) have been updated. The value will be automatically updated when exiting soft reset. So it does not need to be toggled initially. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_wc</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable Write Combine: 0: enable 1: disable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_collision_page_opt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When this is set to 0, auto-precharge will be disabled for the flushed command in a collision case. Collision cases are write followed by read to same address, read followed by write to same address, or write followed by write to same address with DIS_WC bit = 1 (where 'same address' comparisons exclude the two address bits representing critical word).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_selfref_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If 1, then the controller will put the DRAM into self refresh when the transaction store is empty. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg1@0XF8006060</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>17ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3e</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg2">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006064</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_go2critical_hysteresis</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fe0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Describes the number of cycles that co_gs_go2critical_rd or co_gs_go2critical_wr must be asserted before the corresponding queue moves to the 'critical' state in the DDRC. The arbiter controls the co_gs_go2critical_* signals; it is designed for use with this hysteresis field set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_go2critical_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Keep reg_ddrc_go2critical_wr and reg_ddrc_go2critical_rd signals going to DDRC at 0. 1: Set reg_ddrc_go2critical_wr and reg_ddrc_go2critical_rd signals going to DDRC based on Urgent input coming from AXI master.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg2@0XF8006064</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>21fe0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg3">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006068</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wrlvl_ww</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>41</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>41</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not applicable. LPDDR2 and DDR3: Write leveling write-to-write delay. Specifies the minimum number of clock cycles from the assertion of a ddrc_dfi_wrlvl_strobe signal to the next ddrc_dfi_wrlvl_strobe signal. Only applicable when connecting to PHYs operating in PHY RdLvl Evaluation mode. Recommended value is: (RL + reg_phy_rdc_we_to_re_delay + 50)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rdlvl_rr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>41</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and LPDDR2: not applicable. DDR3: Read leveling read-to-read delay. Specifies the minimum number of clock cycles from the assertion of a read command to the next read command. Only applicable when connecting to PHYs operating in PHY RdLvl Evaluation mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_wlmrd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>28</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>280000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and LPDDR2: not applicable. DDR3: First DQS/DQS# rising edge after write leveling mode is programmed. This is same as the tMLRD value from the DRAM spec.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg3@0XF8006068</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>284141</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg4">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg4</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800606C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_t_ctrlupd_interval_min_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the minimum amount of time between Controller initiated DFI update requests (which will be executed whenever the controller is idle). Set this number higher to reduce the frequency of update requests, which can have a small impact on the latency of the first read request when the controller is idle. Units: 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_t_ctrlupd_interval_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>16</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the maximum amount of time between Controller initiated DFI update requests. This timer resets with each update request; when the timer expires, traffic is blocked for a few cycles. PHY can use this idle time to recalibrate the delay lines to the DLLs. The DLL calibration is also used to reset PHY FIFO pointers in case of data capture errors. Updates are required to maintain calibration over PVT, but frequent updates may impact performance. Units: 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg4@0XF800606C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1610</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller 4</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg5">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg5</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006078</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_ctrl_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the number of DFI clock cycles after an assertion or deassertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect the assertion or de-assertion. If the DFI clock and the memory clock are not phase-aligned, this timing parameter should be rounded up to the next integer value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_dram_clk_disable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the number of DFI clock cycles from the assertion of the ddrc_dfi_dram_clk_disable signal on the DFI until the clock to the DRAM memory devices, at the PHY-DRAM boundary, maintains a low value. If the DFI clock and the memory clock are not phase aligned, this timing parameter should be rounded up to the next integer value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_dram_clk_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the number of DFI clock cycles from the de-assertion of the ddrc_dfi_dram_clk_disable signal on the DFI until the first valid rising edge of the clock to the DRAM memory devices at the PHY-DRAM boundary. If the DFI clock and the memory clock are not phase aligned, this timing parameter should be rounded up to the next integer value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_cksre</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time after Self Refresh Entry that CK is maintained as a valid clock. Specifies the clock disable delay after SRE. Recommended settings: LPDDR2: 2 DDR2: 1 DDR3: tCKSRE</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_cksrx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time before Self Refresh Exit that CK is maintained as a valid clock before issuing SRX. Specifies the clock stable time before SRX. Recommended settings: LPDDR2: 2 DDR2: 1 DDR3: tCKSRX</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckesr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum CKE low width for Self Refresh entry to exit Timing in memory clock cycles. Recommended settings: LPDDR2: tCKESR DDR2: tCKE DDR3: tCKE+1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg5@0XF8006078</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>466111</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller register 5</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg6">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg6</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800607C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckpde</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time after Power Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after PDE. Recommended setting for LPDDR2: 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckpdx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time before Power Down Exit that CK is maintained as a valid clock before issuing PDX. Specifies the clock stable time before PDX. Recommended setting for LPDDR2: 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckdpde</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time after Deep Power Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after DPDE. Recommended setting for LPDDR2: 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckdpdx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time before Deep Power Down Exit that CK is maintained as a valid clock before issuing DPDX. Specifies the clock stable time before DPDX. Recommended setting for LPDDR2: 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckcsx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time before Clock Stop Exit that CK is maintained as a valid clock before issuing DPDX. Specifies the clock stable time before next command after Clock Stop Exit. Recommended setting for LPDDR2: tXP + 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg6@0XF800607C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>32222</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller register 6</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_T_ZQ">Register (<A href=#mod___slcr> slcr </A>)CHE_T_ZQ</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_T_ZQ</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_auto_zq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1=disable controller generation of ZQCS command. Co_gs_zq_calib_short can be used instead to control ZQ calibration commands. 0=internally generate ZQCS commands based on reg_ddrc_t_zq_short_interval_x1024 This is only present for implementations supporting DDR3 and LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_ddr3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Indicates operating in DDR2/DDR3 mode. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_mod</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Mode register set command update delay (minimum d'128)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_zq_long_nop</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not applicable. LPDDR2 and DDR3: Number of cycles of NOP required after a ZQCL (ZQ calibration long) command is issued to DRAM. Units: Clock cycles.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_zq_short_nop</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not applicable. LPDDR2 and DDR3: Number of cycles of NOP required after a ZQCS (ZQ calibration short) command is issued to DRAM. Units: Clock cycles.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_T_ZQ@0XF80060A4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10200802</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ZQ parameters</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_T_ZQ_Short_Interval_Reg">Register (<A href=#mod___slcr> slcr </A>)CHE_T_ZQ_Short_Interval_Reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_T_ZQ_Short_Interval_Reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>t_zq_short_interval_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>cb73</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>cb73</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not used. LPDDR2 and DDR3: Average interval to wait between automatically issuing ZQCS (ZQ calibration short) commands to DDR3 devices. Meaningless if reg_ddrc_dis_auto_zq=1. Units: 1024 Clock cycles.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dram_rstn_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>69</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6900000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of cycles to assert DRAM reset signal during init sequence. Units: 1024 Clock cycles. Applicable for DDR3 only.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_T_ZQ_Short_Interval_Reg@0XF80060A8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>690cb73</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Misc parameters</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="deep_pwrdwn_reg">Register (<A href=#mod___slcr> slcr </A>)deep_pwrdwn_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>deep_pwrdwn_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>deeppowerdown_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: not used. LPDDR2: 0: Brings Controller out of Deep Powerdown mode. 1: Puts DRAM into Deep Powerdown mode when the transaction store is empty. For performance only. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>deeppowerdown_to_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fe</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1fe</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: not sued. LPDDR2: Minimum deep power down time. DDR exits from deep power down mode immediately after reg_ddrc_deeppowerdown_en is deasserted. Value from the spec is 500us. Units are in 1024 clock cycles. For performance only.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>deep_pwrdwn_reg@0XF80060AC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1fe</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Deep powerdown (LPDDR2)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_2c">Register (<A href=#mod___slcr> slcr </A>)reg_2c</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_2c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_wrlvl_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write leveling maximum time. Specifies the maximum number of clock cycles that the controller will wait for a response (phy_dfi_wrlvl_resp) to a write leveling enable signal (ddrc_dfi_wrlvl_en). Only applicable when connecting to PHY's operating in 'PHY WrLvl Evaluation' mode. Typical value 0xFFF Units 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_rdlvl_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>fff000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read leveling maximum time. Specifies the maximum number of clock cycles that the controller will wait for a response (phy_dfi_rdlvl_resp) to a read leveling enable signal (ddrc_dfi_rdlvl_en or ddrc_dfi_rdlvl_gate_en). Only applicable when connecting to PHY's operating in 'PHY RdLvl Evaluation' mode. Typical value 0xFFF Units 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_twrlvl_max_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When '1' indicates that the reg_ddrc_dfi_wrlvl_max_x1024 timer has timed out. This is a Clear-on-Write register. If write leveling timed out, an error is indicated by the DDRC and this bit gets set. The value is held until it is cleared. Clearing is done by writing a '0' to this register. Only present in designs that support DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_trdlvl_max_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not applicable. LPDDR2 and DDR3: When '1' indicates that the reg_ddrc_dfi_rdrlvl_max_x1024 timer has timed out. This is a Clear-on-Write register. If read leveling or gate training timed out, an error is indicated by the DDRC and this bit gets set. The value is held at that value until it is cleared. Clearing is done by writing a '0' to this register.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_wr_level_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Write leveling disabled. 1: Write leveling mode has been enabled as part of init sequence; Valid only for DDR3 DFI designs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_rd_dqs_gate_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Read DQS gate leveling is disabled. 1: Read DQS Gate Leveling mode has been enabled as part of init sequence; Valid only for DDR3 DFI designs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_rd_data_eye_train</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not applicable. LPDDR2 and DDR3: 0: 1: Read Data Eye training mode has been enabled as part of init sequence.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_2c@0XF80060B0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1cffffff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Training control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_2d">Register (<A href=#mod___slcr> slcr </A>)reg_2d</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_2d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_skip_ocd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register must be kept at 1'b1. 1'b0 is NOT supported. 1: Indicates the controller to skip OCD adjustment step during DDR2 initialization. OCD_Default and OCD_Exit are performed instead. 0: Not supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_2d@0XF80060B4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Misc Debug</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="dfi_timing">Register (<A href=#mod___slcr> slcr </A>)dfi_timing</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_timing</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_rddata_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time from the assertion of a READ command on the DFI interface to the assertion of the phy_dfi_rddata_en signal. DDR2 and DDR3: RL - 1 LPDDR: RL Where RL is read latency of DRAM.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_ctrlup_min</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fe0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the minimum number of clock cycles that the ddrc_dfi_ctrlupd_req signal must be asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_ctrlup_max</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the maximum number of clock cycles that the ddrc_dfi_ctrlupd_req signal can assert.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>dfi_timing@0XF80060B8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>200066</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DFI timing</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_ECC_CONTROL_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_ECC_CONTROL_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_ECC_CONTROL_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Clear_Uncorrectable_DRAM_ECC_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Writing 1 to this bit will clear the uncorrectable log valid bit and the uncorrectable error counters.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Clear_Correctable_DRAM_ECC_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Writing 1 to this bit will clear the correctable log valid bit and the correctable error counters.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_ECC_CONTROL_REG_OFFSET@0XF80060C4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC error clear</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_CORR_ECC_LOG_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_CORR_ECC_LOG_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_CORR_ECC_LOG_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CORR_ECC_LOG_VALID</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Set to 1 when a correctable ECC error is captured. As long as this is 1 no further ECC errors will be captured. This is cleared when a 1 is written to register bit[1] of ECC CONTROL REGISTER (0x31)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ECC_CORRECTED_BIT_NUM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fe</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Indicator of the bit number syndrome in error for single-bit errors. The field is 7-bit wide to handle 72-bits of data. This is an encoded value with ECC bits placed in between data. The encoding is given in section 5.4 Correctable bit number from the lowest error lane is reported here. There are only 13-valid bits going to an ECC lane (8-data + 5-ECC). Only 4-bits are needed to encode a max value of d'13. Bit[7] of this register is used to indicate the exact byte lane. When a error happens, if CORR_ECC_LOG_COL[0] from register 0x33 is 1'b0, then the error happened in Lane 0 or 1. If CORR_ECC_LOG_COL[0] is 1'b1, then the error happened in Lane 2 or 3. Bit[7] of this register indicates whether the error is from upper or lower byte lane. If it is 0, then it is lower byte lane and if it is 1, then it is upper byte lane. Together with CORR_ECC_LOG_COL[0] and bit[7] of this register, the exact byte lane with correctable error can be determined.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_CORR_ECC_LOG_REG_OFFSET@0XF80060C8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC error correction</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_UNCORR_ECC_LOG_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_UNCORR_ECC_LOG_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_UNCORR_ECC_LOG_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060DC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNCORR_ECC_LOG_VALID</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Set to 1 when an uncorrectable ECC error is captured. As long as this is a 1, no further ECC errors will be captured. This is cleared when a 1 is written to register bit[0] of ECC CONTROL REGISTER (0x31).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_UNCORR_ECC_LOG_REG_OFFSET@0XF80060DC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC unrecoverable error status</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_ECC_STATS_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_ECC_STATS_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_ECC_STATS_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STAT_NUM_CORR_ERR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Returns the number of correctable ECC errors seen since the last read. Counter saturates at max value. This is cleared when a 1 is written to register bit[1] of ECC CONTROL REGISTER (0x58).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STAT_NUM_UNCORR_ERR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Returns the number of uncorrectable errors since the last read. Counter saturates at max value. This is cleared when a 1 is written to register bit[0] of ECC CONTROL REGISTER (0x58).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_ECC_STATS_REG_OFFSET@0XF80060F0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC error count</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ECC_scrub">Register (<A href=#mod___slcr> slcr </A>)ECC_scrub</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ECC_scrub</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_ecc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM ECC Mode. The only valid values that works for this project are 000 (No ECC) and 100 (SEC/DED over 1-beat). To run the design in ECC mode, set reg_ddrc_data_bus_width to 2'b01 (Half bus width) and reg_ddrc_ecc_mode to 100. In this mode, there will be 16-data bits + 6-bit ECC on the DRAM bus. Controller must NOT be put in full bus width mode, when ECC is turned ON. 000 : No ECC, 001: Reserved 010: Parity 011: Reserved 100: SEC/DED over 1-beat 101: SEC/DED over multiple beats 110: Device Correction 111: Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_scrub</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Enable ECC scrubs (valid only when reg_ddrc_ecc_mode = 100). 1: Disable ECC scrubs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ECC_scrub@0XF80060F4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC mode/scrub</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rcvr_enable">Register (<A href=#mod___slcr> slcr </A>)phy_rcvr_enable</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rcvr_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dif_on</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive to IO receiver enable pins when turning it ON. When NOT in powerdown or self-refresh (when CKE=1) this value will be sent to the IOs to control receiver on/off. IOD is the size specified by the IO_DIFEN_SIZE parameter.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dif_off</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive to IO receiver enable pins when turning it OFF. When in powerdown or self-refresh (CKE=0) this value will be sent to the IOs to control receiver on/off. IOD is the size specified by the IO_DIFEN_SIZE parameter. Depending on the IO, one of these signals dif_on or dif_off can be used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rcvr_enable@0XF8006114</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Phy receiver enable register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config">Register (<A href=#mod___slcr> slcr </A>)PHY_Config</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 0: read data responses are ignored. 1: data slice is valid. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 10. 0: PRBS pattern without any shift. 1: PRBS pattern shifted early by 1 bit.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 0: No effect 1: sticky error flag is cleared</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config@0XF8006118</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffcf</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config">Register (<A href=#mod___slcr> slcr </A>)PHY_Config</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800611C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 0: read data responses are ignored. 1: data slice is valid. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 10. 0: PRBS pattern without any shift. 1: PRBS pattern shifted early by 1 bit.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 0: No effect 1: sticky error flag is cleared</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config@0XF800611C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffcf</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config">Register (<A href=#mod___slcr> slcr </A>)PHY_Config</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 0: read data responses are ignored. 1: data slice is valid. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 10. 0: PRBS pattern without any shift. 1: PRBS pattern shifted early by 1 bit.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 0: No effect 1: sticky error flag is cleared</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config@0XF8006120</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffcf</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config">Register (<A href=#mod___slcr> slcr </A>)PHY_Config</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 0: read data responses are ignored. 1: data slice is valid. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 10. 0: PRBS pattern without any shift. 1: PRBS pattern shifted early by 1 bit.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 0: No effect 1: sticky error flag is cleared</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config@0XF8006124</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffcf</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800612C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>9c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio@0XF800612C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006130</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>9c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio@0XF8006130</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006134</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>9b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26c00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio@0XF8006134</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>26c00</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio@0XF8006138</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>28800</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_rd_dqs_slave_ratio for the read DQS slave DLL 1: overwrite the delay/tap value for read DQS slave DLL with the value of the reg_phy_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg@0XF8006140</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006144</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_rd_dqs_slave_ratio for the read DQS slave DLL 1: overwrite the delay/tap value for read DQS slave DLL with the value of the reg_phy_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg@0XF8006144</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006148</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_rd_dqs_slave_ratio for the read DQS slave DLL 1: overwrite the delay/tap value for read DQS slave DLL with the value of the reg_phy_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg@0XF8006148</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800614C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_rd_dqs_slave_ratio for the read DQS slave DLL 1: overwrite the delay/tap value for read DQS slave DLL with the value of the reg_phy_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg@0XF800614C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. (Used to program the manual training ratio value)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_wr_dqs_slave_ratio for the write DQS slave DLL 1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg@0XF8006154</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006158</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. (Used to program the manual training ratio value)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_wr_dqs_slave_ratio for the write DQS slave DLL 1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg@0XF8006158</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800615C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. (Used to program the manual training ratio value)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_wr_dqs_slave_ratio for the write DQS slave DLL 1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg@0XF800615C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006160</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>73</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>73</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. (Used to program the manual training ratio value)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_wr_dqs_slave_ratio for the write DQS slave DLL 1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg@0XF8006160</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>73</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when reg_phy_fifo_we_in_force is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_fifo_we_slave_ratio as ratio value for fifo_we_X slave DLL 1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the reg_phy_fifo_we_in_delay bus. i.e. The 'force' bit selects between specifying the delay in 'ratio' units or tap delay units</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when reg_phy_fifo_we_in_force is set to 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg@0XF8006168</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY FIFO write enable configuration for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800616C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when reg_phy_fifo_we_in_force is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_fifo_we_slave_ratio as ratio value for fifo_we_X slave DLL 1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the reg_phy_fifo_we_in_delay bus. i.e. The 'force' bit selects between specifying the delay in 'ratio' units or tap delay units</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when reg_phy_fifo_we_in_force is set to 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg@0XF800616C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY FIFO write enable configuration for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when reg_phy_fifo_we_in_force is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_fifo_we_slave_ratio as ratio value for fifo_we_X slave DLL 1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the reg_phy_fifo_we_in_delay bus. i.e. The 'force' bit selects between specifying the delay in 'ratio' units or tap delay units</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when reg_phy_fifo_we_in_force is set to 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg@0XF8006170</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY FIFO write enable configuration for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006174</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f7</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when reg_phy_fifo_we_in_force is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_fifo_we_slave_ratio as ratio value for fifo_we_X slave DLL 1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the reg_phy_fifo_we_in_delay bus. i.e. The 'force' bit selects between specifying the delay in 'ratio' units or tap delay units</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when reg_phy_fifo_we_in_force is set to 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg@0XF8006174</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f7</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY FIFO write enable configuration for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800617C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Selects reg_phy_wr_data_slave_ratio for write data slave DLL 1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv@0XF800617C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio config for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Selects reg_phy_wr_data_slave_ratio for write data slave DLL 1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv@0XF8006180</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio config for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006184</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bc</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bc</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Selects reg_phy_wr_data_slave_ratio for write data slave DLL 1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv@0XF8006184</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bc</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio config for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006188</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>b3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>b3</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Selects reg_phy_wr_data_slave_ratio for write data slave DLL 1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv@0XF8006188</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>b3</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio config for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_64">Register (<A href=#mod___slcr> slcr </A>)reg_64</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_64</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006190</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bl2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved for future Use.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_at_spd_atpg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: run scan test at slow clock speed but with high coverage 1: run scan test at full clock speed but with less coverage During normal function mode, this port must be set 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable the internal BIST generation and checker logic when this port is set HIGH. Setting this port as 0 will stop the BIST generator/checker. In order to run BIST tests, this port must be set along with reg_phy_loopback.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_force_err</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register bit is used to check that BIST checker is not giving false pass. When this port is set 1, data bit gets inverted before sending out to the external memory and BIST checker must return a mismatch error.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The mode bits select the pattern type generated by the BIST generator. All the patterns are transmitted continuously once enabled. 00: constant pattern (0 repeated on each DQ bit) 01: low freq pattern (00001111 repeated on each DQ bit) 10: PRBS pattern (2^7-1 PRBS pattern repeated on each DQ bit) Each DQ bit always has same data value except when early shifting in PRBS mode is requested 11: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_invert_clkout</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Inverts the polarity of DRAM clock. 0: core clock is passed on to DRAM 1: inverted core clock is passed on to DRAM. Use this when CLK can arrive at a DRAM device ahead of DQS or coincidence with DQS based on board topology. This effectively delays the CLK to the DRAM device by half -cycle, providing a CLK edge that DQS can align to during leveling.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_sel_logic</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects one of the two read leveling algorithms.'b0: Select algorithm # 1'b1: Select algorithm # 2 Please refer to Read Data Eye Training section in PHY User Guide for details about the Read Leveling algorithms</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for address/command launch timing in phy_ctrl macro. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Use reg_phy_ctrl_slave_ratio for address/command timing slave DLL 1: overwrite the delay/tap value for address/command timing slave DLL with the value of the reg_phy_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fe00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for address/command timing slave DLL with this value. This is a bit value, the remaining 2 bits are in register 0x65 bits[19:18].</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_lpddr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:29</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: DDR2 or DDR3. 1: LPDDR2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_cmd_latency</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If set to 1, command comes to phy_ctrl through a flop.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_64@0XF8006190</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>6ffffefe</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40080</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Training control 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_65">Register (<A href=#mod___slcr> slcr </A>)reg_65</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_65</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006194</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_rl_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This delay determines when to select the active rank's ratio logic delay for Write Data and Write DQS slave delay lines after PHY receives a write command at Control Interface. The programmed value must be (Write Latency - 4) with a minimum value of 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_rl_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This delay determines when to select the active rank's ratio logic delay for Read Data and Read DQS slave delay lines after PHY receives a read command at Control Interface. The programmed value must be (Read Latency - 3) with a minimum value of 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dll_lock_diff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3c00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The Maximum number of delay line taps variation allowed while maintaining the master DLL lock. When the PHY is in locked state and the variation on the clock exceeds the variation indicated by the register, the lock signal is deasserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_wr_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Leveling training control. 0: Use register programmed ratio values 1: Use ratio for delay line calculated by write leveling Note: This is a Synchronous dynamic signal that requires timing closure.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_rd_dqs_gate_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read DQS Gate training control. 0: Use register programmed ratio values 1: Use ratio for delay line calculated by DQS gate leveling Note: This is a Synchronous dynamic signal that requires timing closure.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_rd_data_eye_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read Data Eye training control. 0: Use register programmed ratio values 1: Use ratio for delay line calculated by data eye leveling Note: This is a Synchronous dynamic signal that requires timing closure</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dis_calib_rst</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the dll_calib (internally generated) signal from resetting the Read Capture FIFO pointers and portions of phy_data. Note: dll_calib is (i) generated by dfi_ctrl_upd_req or (ii) by the PHY when it detects that the clock frequency variation has exceeded the bounds set by reg_phy_dll_lock_diff or (iii) periodically throughout the leveling process. dll_calib will update the slave DL with PVT-compensated values according to master DLL outputs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg-phy_rd_dqs_slave_force is 1, replace delay/tap value for address/command timing slave DLL with this value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_65@0XF8006194</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1fc82</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Training control 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="page_mask">Register (<A href=#mod___slcr> slcr </A>)page_mask</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>page_mask</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006204</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_page_addr_mask</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Set this register based on the value programmed on the reg_ddrc_addrmap_* registers. Set the Column address bits to 0. Set the Page and Bank address bits to 1. This is used for calculating page_match inside the slave modules in Arbiter. The page_match is considered during the arbitration process. This mask applies to 64-bit address and not byte address. Setting this value to 0 disables transaction prioritization based on page/bank match.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>page_mask@0XF8006204</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Page mask</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006208</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port@0XF8006208</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>703ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800620C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port@0XF800620C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>703ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006210</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port@0XF8006210</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>703ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006214</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port@0XF8006214</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>703ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006218</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port@0XF8006218</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800621C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port@0XF800621C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006220</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port@0XF8006220</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006224</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port@0XF8006224</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl0">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpddr2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: DDR2 or DDR3 in use. 1: LPDDR2 in Use.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_derate_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Timing parameter derating is disabled. 1: Timing parameter derating is enabled using MR4 read value. This feature should only be enabled after LPDDR2 initialization is completed</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr4_margin</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UNUSED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl0@0XF80062A8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff5</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl1">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr4_read_interval</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Interval between two MR4 reads, USED to derate the timing parameters.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl1@0XF80062AC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl2">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_min_stable_clock_x1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time to wait after the first CKE high, tINIT2. Units: 1 clock cycle. LPDDR2 typically requires 5 x tCK delay.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_idle_after_reset_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>120</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Idle time after the reset command, tINIT4. Units: 32 clock cycles.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_mrw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time to wait during load mode register writes. Present only in designs configured to support LPDDR2. LPDDR2 typically requires value of 5.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl2@0XF80062B0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>5125</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl3">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_max_auto_init_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>a8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maximum duration of the auto initialization, tINIT5. Units: 1024 clock cycles. LPDDR2 typically requires 10 us.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dev_zqinit_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ZQ initial calibration, tZQINIT. Units: 32 clock cycles. LPDDR2 typically requires 1 us.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl3@0XF80062B4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12a8</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>POLL ON DCI STATUS</H1>
+<H2><a name="DDRIOB_DCI_STATUS">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B74</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DONE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI done signal</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_STATUS@0XF8000B74</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UNLOCK DDR</H1>
+<H2><a name="ddrc_ctrl">Register (<A href=#mod___slcr> slcr </A>)ddrc_ctrl</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_ctrl</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_soft_rstb</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Active low soft reset. Update during normal operation. 0: Resets the controller 1: Takes the controller out of reset. Dynamic Bit Field. Note: Software changes DRAM controller register values only when the controller is in the reset state, except for bit fields that can be dymanically updated.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_powerdown_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller power down control. Update during normal operation. Enable the controller to powerdown after it becomes idle. Dynamic Bit Field. 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_data_bus_width</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR bus width control 00: 32-bit 01: 16-bit 1x: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burst8_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Refresh timeout. Programmed value plus one will be the number of refresh timeouts that will be allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes; therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for burst_of_N_refresh slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes. 0: single refresh 1: burst-of-2 ... 7: burst-of-8 refresh</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rdwr_idle_gap</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When the preferred transaction store is empty for this many clock cycles, switch to the alternate transaction store if it is non-empty. The read transaction store (both high and low priority) is the default preferred transaction store and the write transaction store is the alternate store. When 'Prefer write over read' is set this is reversed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_rd_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting read bypass. For Debug only. 0: Do not disable bypass path for high priority read page hits. 1: disable bypass path for high priority read page hits.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_act_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting activate bypass. For Debug only. 0: Do not disable bypass path for high priority read activates. 1: disable bypass path for high priority read activates.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_auto_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable auto-refresh. 0: do not disable auto-refresh. 1: disable auto-refresh. Dynamic Bit Field. Note: When this transitions from 0 to 1, any pending refreshes will be immediately scheduled by the controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ddrc_ctrl@0XF8006000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>81</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRC Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK DDR STATUS</H1>
+<H2><a name="mode_sts_reg">Register (<A href=#mod___slcr> slcr </A>)mode_sts_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>mode_sts_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006054</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_operating_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gives the status of the controller. 0: DDRC Init 1: Normal operation 2: Powerdown mode 3: Self-refresh mode 4 and above: deep power down mode (LPDDR2 only)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>mode_sts_reg@0XF8006054</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_mio_init_data_3_0">ps7_mio_init_data_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_ADDR0">
+DDRIOB_ADDR0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for A[14:0], CKE and DRST_B</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_ADDR1">
+DDRIOB_ADDR1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B44</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for BA[2:0], ODT, CS_B, WE_B, RAS_B and CAS_B</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA0">
+DDRIOB_DATA0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Data 15:0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA1">
+DDRIOB_DATA1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Data 31:16</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF0">
+DDRIOB_DIFF0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for DQS 1:0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF1">
+DDRIOB_DIFF1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for DQS 3:2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_CLOCK">
+DDRIOB_CLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B58</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Clock Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_ADDR">
+DDRIOB_DRIVE_SLEW_ADDR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B5C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive and Slew controls for Address and Command pins of the DDR Interface</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_DATA">
+DDRIOB_DRIVE_SLEW_DATA
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive and Slew controls for DQ pins of the DDR Interface</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_DIFF">
+DDRIOB_DRIVE_SLEW_DIFF
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B64</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive and Slew controls for DQS pins of the DDR Interface</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_CLOCK">
+DDRIOB_DRIVE_SLEW_CLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B68</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive and Slew controls for Clock pins of the DDR Interface</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DDR_CTRL">
+DDRIOB_DDR_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B6C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Buffer Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DCI_CTRL">
+DDRIOB_DCI_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB DCI Config</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DCI_CTRL">
+DDRIOB_DCI_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB DCI Config</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DCI_CTRL">
+DDRIOB_DCI_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB DCI Config</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_00">
+MIO_PIN_00
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000700</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 0 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_01">
+MIO_PIN_01
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000704</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 1 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_02">
+MIO_PIN_02
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000708</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 2 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_03">
+MIO_PIN_03
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800070C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 3 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_04">
+MIO_PIN_04
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000710</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 4 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_05">
+MIO_PIN_05
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000714</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 5 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_06">
+MIO_PIN_06
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000718</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 6 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_07">
+MIO_PIN_07
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800071C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 7 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_08">
+MIO_PIN_08
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000720</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 8 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_09">
+MIO_PIN_09
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000724</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 9 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_10">
+MIO_PIN_10
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000728</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 10 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_11">
+MIO_PIN_11
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800072C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 11 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_12">
+MIO_PIN_12
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000730</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 12 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_13">
+MIO_PIN_13
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000734</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 13 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_14">
+MIO_PIN_14
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000738</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 14 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_15">
+MIO_PIN_15
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800073C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 15 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_16">
+MIO_PIN_16
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000740</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 16 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_17">
+MIO_PIN_17
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000744</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 17 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_18">
+MIO_PIN_18
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000748</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 18 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_19">
+MIO_PIN_19
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800074C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 19 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_20">
+MIO_PIN_20
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000750</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 20 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_21">
+MIO_PIN_21
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000754</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 21 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_22">
+MIO_PIN_22
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000758</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 22 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_23">
+MIO_PIN_23
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800075C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 23 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_24">
+MIO_PIN_24
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000760</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 24 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_25">
+MIO_PIN_25
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000764</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 25 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_26">
+MIO_PIN_26
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000768</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 26 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_27">
+MIO_PIN_27
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800076C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 27 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_28">
+MIO_PIN_28
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000770</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 28 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_29">
+MIO_PIN_29
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000774</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 29 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_30">
+MIO_PIN_30
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000778</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 30 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_31">
+MIO_PIN_31
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800077C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 31 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_32">
+MIO_PIN_32
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000780</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 32 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_33">
+MIO_PIN_33
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000784</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 33 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_34">
+MIO_PIN_34
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000788</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 34 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_35">
+MIO_PIN_35
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800078C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 35 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_36">
+MIO_PIN_36
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000790</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 36 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_37">
+MIO_PIN_37
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000794</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 37 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_38">
+MIO_PIN_38
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000798</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 38 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_39">
+MIO_PIN_39
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800079C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 39 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_40">
+MIO_PIN_40
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 40 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_41">
+MIO_PIN_41
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 41 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_42">
+MIO_PIN_42
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 42 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_43">
+MIO_PIN_43
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 43 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_44">
+MIO_PIN_44
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 44 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_45">
+MIO_PIN_45
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 45 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_46">
+MIO_PIN_46
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 46 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_47">
+MIO_PIN_47
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007BC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 47 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_48">
+MIO_PIN_48
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 48 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_49">
+MIO_PIN_49
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 49 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_50">
+MIO_PIN_50
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 50 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_51">
+MIO_PIN_51
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007CC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 51 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_52">
+MIO_PIN_52
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 52 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_53">
+MIO_PIN_53
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 53 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SD0_WP_CD_SEL">
+SD0_WP_CD_SEL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000830</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO 0 WP CD select</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_mio_init_data_3_0">ps7_mio_init_data_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write the unlock key, 0xDF0D, to enable writes to the slcr registers. All slcr registers, 0xF800_0000 to 0xF800_0B74, are writeable until locked using the SLCR_LOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>OCM REMAPPING</H1>
+<H1>DDRIOB SETTINGS</H1>
+<H2><a name="DDRIOB_ADDR0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_ADDR0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_ADDR0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer control: 00: Input off (input signal to selected controller is driven Low). 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE_B</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Mode Selection: 00: DCI Disabled (DDR2/3 ADDR and CLOCK) 01: DCI Drive (LPDDR2) 10: reserved 11: DCI Termination (DDR2/3 DATA and DIFF)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_ADDR0@0XF8000B40</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for A[14:0], CKE and DRST_B</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_ADDR1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_ADDR1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_ADDR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B44</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer control: 00: Input off (input signal to selected controller is driven Low). 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE_B</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Mode Selection: 00: DCI Disabled (DDR2/3 ADDR and CLOCK) 01: DCI Drive (LPDDR2) 10: reserved 11: DCI Termination (DDR2/3 DATA and DIFF)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_ADDR1@0XF8000B44</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for BA[2:0], ODT, CS_B, WE_B, RAS_B and CAS_B</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DATA0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer control: 00: Input off (input signal to selected controller is driven Low). 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE_B</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Mode Selection: 00: DCI Disabled (DDR2/3 ADDR and CLOCK) 01: DCI Drive (LPDDR2) 10: reserved 11: DCI Termination (DDR2/3 DATA and DIFF)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA0@0XF8000B48</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>672</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Data 15:0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DATA1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer control: 00: Input off (input signal to selected controller is driven Low). 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE_B</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Mode Selection: 00: DCI Disabled (DDR2/3 ADDR and CLOCK) 01: DCI Drive (LPDDR2) 10: reserved 11: DCI Termination (DDR2/3 DATA and DIFF)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA1@0XF8000B4C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>672</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Data 31:16</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer control: 00: Input off (input signal to selected controller is driven Low). 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE_B</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Mode Selection: 00: DCI Disabled (DDR2/3 ADDR and CLOCK) 01: DCI Drive (LPDDR2) 10: reserved 11: DCI Termination (DDR2/3 DATA and DIFF)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF0@0XF8000B50</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>674</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for DQS 1:0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer control: 00: Input off (input signal to selected controller is driven Low). 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE_B</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Mode Selection: 00: DCI Disabled (DDR2/3 ADDR and CLOCK) 01: DCI Drive (LPDDR2) 10: reserved 11: DCI Termination (DDR2/3 DATA and DIFF)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF1@0XF8000B54</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>674</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for DQS 3:2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_CLOCK">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_CLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_CLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B58</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer control: 00: Input off (input signal to selected controller is driven Low). 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE_B</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enable: 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Mode Selection: 00: DCI Disabled (DDR2/3 ADDR and CLOCK) 01: DCI Drive (LPDDR2) 10: reserved 11: DCI Termination (DDR2/3 DATA and DIFF)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_CLOCK@0XF8000B58</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Clock Output</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_ADDR">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_ADDR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_ADDR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B5C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>180000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_ADDR@0XF8000B5C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>18c068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Drive and Slew controls for Address and Command pins of the DDR Interface</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_DATA">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_DATA</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_DATA</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_DATA@0XF8000B60</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f98068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Drive and Slew controls for DQ pins of the DDR Interface</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_DIFF">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_DIFF</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_DIFF</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B64</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_DIFF@0XF8000B64</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f98068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Drive and Slew controls for DQS pins of the DDR Interface</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_CLOCK">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_CLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_CLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B68</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_CLOCK@0XF8000B68</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f98068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Drive and Slew controls for Clock pins of the DDR Interface</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DDR_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DDR_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DDR_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B6C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_INT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables VREF internal generator</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1e</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB Vref generator output: 0001: VREF = 0.6V for LPDDR2 with 1.2V IO 0100: VREF = 0.75V for DDR3 with 1.5V IO 1000: VREF = 0.90V for DDR2 with 1.8V IO</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_EXT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables External VREF input x0: Disable External VREF for lower 16 bits x1: Enable External VREF for lower 16 bits 0x: Disable External VREF for upper 16 bits 1x: Enable External VREF for upper 16 bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_VREF_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>REFIO_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables VRP,VRN 0: VRP/VRN not used 1: VRP/VRN used as refio</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_REFIO_TEST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_REFIO_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_DRST_B_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_CKE_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DDR_CTRL@0XF8000B6C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>260</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Buffer Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="DDRIOB_DCI_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>At least toggle once to initialize flops in DCI system</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_CTRL@0XF8000B70</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB DCI Config</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="DDRIOB_DCI_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>At least toggle once to initialize flops in DCI system</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_VRN_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_CTRL@0XF8000B70</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>21</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB DCI Config</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DCI_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>At least toggle once to initialize flops in DCI system</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI System Enable. Set to 1 if any IOs in DDR IO Bank use DCI Termination. DDR2, DDR3 and LPDDR2 (Silicon Revision 2.0+) configurations require this bit set to 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_VRP_TRI</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_VRN_TRI</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_VRP_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_VRN_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NREF_OPT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Calibration. Use the values in the Calibration Table.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NREF_OPT2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>700</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Calibration. Use the values in the Calibration Table.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NREF_OPT4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Calibration. Use the values in the Calibration Table.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PREF_OPT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Calibration. Use the values in the Calibration Table.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PREF_OPT2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Calibration. Use the values in the Calibration Table.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UPDATE_CONTROL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Mode. Use the values in the Calibration Table.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_INIT_COMPLETE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_TST_CLK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_TST_HLN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_TST_HLP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_TST_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_INT_DCI_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_CTRL@0XF8000B70</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7feffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>823</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB DCI Config</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MIO PROGRAMMING</H1>
+<H2><a name="MIO_PIN_00">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_00</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_00</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000700</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high. 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 chip select, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Chip Select 0, Output 10: NAND Flash Chip Select, Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 0 (bank 0), Input/Output others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select IO Buffer Edge Rate, applicable when IO_Type is LVCMOS18, LVCMOS25 or LVCMOS33. 0: Slow CMOS edge 1: Fast CMOS edge</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the IO Buffer Type. 000: Reserved 001: LVCMOS18 010: LVCMOS25 011, 101, 110, 111: LVCMOS33 100: HSTL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables Pullup on IO Buffer pin 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable HSTL Input Buffer to save power when it is an output-only (IO_Type must be HSTL). 0: enable 1: disable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_00@0XF8000700</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 0 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_01">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_01</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_01</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000704</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 Chip Select, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM Address Bit 25, Output 10: SRAM/NOR Chip Select 1, Output 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 1 (bank 0), Input/Output others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_01@0XF8000704</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 1 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_02">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_02</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_02</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000708</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 IO Bit 0, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 8, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: NAND Flash ALEn, Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 2 (bank 0), Input/Output others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_02@0XF8000708</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 2 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_03">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_03</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_03</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800070C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 IO Bit 1, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 9, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data bit 0, Input/Output 10: NAND WE_B, Output 11: SDIO 1 Card Power, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 3 (bank 0), Input/Output others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_03@0XF800070C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 3 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_04">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_04</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_04</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000710</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 IO Bit 2, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 10, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 1, Input/Output 10: NAND Flash IO Bit 2, Input/Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 4 (bank 0), Input/Output others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_04@0XF8000710</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 4 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_05">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_05</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_05</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000714</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 IO Bit 3, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 11, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 2, Input/Output 10: NAND Flash IO Bit 0, Input/Output 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 5 (bank 0), Input/Output others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_05@0XF8000714</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 5 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_06">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_06</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_06</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000718</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 Clock, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 12, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 3, Input/Output 10: NAND Flash IO Bit 1, Input/Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 6 (bank 0), Input/Output others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_06@0XF8000718</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 6 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_07">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_07</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_07</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800071C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 13, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR OE_B, Output 10: NAND Flash CLE_B, Output 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 7 (bank 0), Output-only others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_07@0XF800071C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 7 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_08">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_08</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_08</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000720</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI Feedback Clock, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 14, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: NAND Flash RD_B, Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 8 (bank 0), Output-only 001: CAN 1 Tx, Output 010: SRAM/NOR BLS_B, Output 011 to 110: reserved 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_08@0XF8000720</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 8 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_09">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_09</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_09</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000724</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 Flash Memory Clock, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 15, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 6, Input/Output 10: NAND Flash IO Bit 4, Input/Output 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 9 (bank 0), Input/Output 001: CAN 1 Rx, Input 010 to 110: reserved 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_09@0XF8000724</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 9 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_10">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_10</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000728</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 IO Bit 0, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 2, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 7, Input/Output 10: NAND Flash IO Bit 5, Input/Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 10 (bank 0), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: PJTAG TDI, Input 100: SDIO 1 IO Bit 0, Input/Output 101: SPI 1 MOSI, Input/Output 110: reserved 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_10@0XF8000728</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 10 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_11">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_11</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_11</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800072C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 IO Bit 1, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 3, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 4, Input/Output 10: NAND Flash IO Bit 6, Input/Output 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 11 (bank 0), Input/Output 001: CAN 0 Tx, Output 010: I2C 0 Serial Data, Input/Output 011: PJTAG TDO, Output 100: SDIO 1 Command, Input/Output 101: SPI 1 MISO, Input/Output 110: reserved 111: UART 0 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_11@0XF800072C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 11 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_12">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_12</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000730</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 IO Bit 2, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Clock, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Wait, Input 10: NAND Flash IO Bit 7, Input/Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 12 (bank 0), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: PJTAG TCK, Input 100: SDIO 1 Clock, Input/Output 101: SPI 1 Serial Clock, Input/Output 110: reserved 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_12@0XF8000730</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 12 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_13">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_13</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_13</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000734</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 IO Bit 3, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Control Signal, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 5, Input/Output 10: NAND Flash IO Bit 3, Input/Output 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 13 (bank 0), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: PJTAG TMS, Input 100: SDIO 1 IO Bit 1, Input/Output 101: SPI 1 Slave Select 0, Input/Output 110: reserved 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_13@0XF8000734</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 13 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_14">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_14</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_14</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000738</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 0, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: NAND Flash Busy, Input 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 14 (bank 0), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: SWDT Clock, Input 100: SDIO 1 IO Bit 2, Input/Output 101: SPI 1 slave select 1, Output 110: reserved 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_14@0XF8000738</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 14 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_15">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_15</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_15</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800073C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 1, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 0, Output 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 15 (bank 0), Input/Output 001: CAN 0 Tx, Output 010: I2C 0 Serial Data, Input/Output 011: SWDT Reset, Output 100: SDIO 1 IO Bit 3, Input/Output 101: SPI 1 Slave Select 2, Output 110: reserved 111: UART 0 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_15@0XF800073C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 15 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_16">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_16</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_16</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000740</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII Tx Clock, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 4, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 1, Output 10: NAND Flash IO Bit 8, Input/Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 16 (bank 0), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: reserved 100: SDIO 0 Clock, Input/Output 101: SPI 0 Serial Clock, Input/Output 110: TTC 1 Wave, Output 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_16@0XF8000740</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 16 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_17">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_17</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_17</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000744</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII TxD Bit 0, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 5, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 2, Output 10: NAND Flash IO Bit 9, Input/Output 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 17 (bank 0), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: reserved 100: SDIO 0 Command, Input/Output 101: SPI 0 MISO, Input/Output 110 TTC 1 Clock, Input 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_17@0XF8000744</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 17 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_18">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_18</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_18</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000748</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII TxD Bit 1, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 6, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 3, Output 10: NAND Flash IO Bit 10, Input/Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 18 (bank 0), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: reserved 100: SDIO 0 IO Bit 0, Input/Output 101: SPI 0 Slave Select 0, Input/Output 110: TTC 0 Wave, Output 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_18@0XF8000748</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 18 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_19">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_19</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_19</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800074C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII TxD Bit 2, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 7, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 4, Output 10: NAND Flash IO Bit 11, Input/Output 111: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 19 (bank 0), Input/Output 001: CAN 0 Tx, Output 010: I2C 0 Serial Data, Input/Output 011: reserved 100: SDIO 0 IO Bit 1, Input/Output 101: SPI 0 Slave Select 1, Output 110: TTC 0 Clock, Input 111: UART 0 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_19@0XF800074C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 19 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_20">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_20</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_20</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000750</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII TxD Bit 3, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 5, Output 10: NAND Flash IO Bit 12, Input/Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 20 (bank 0), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: reserved 100: SDIO 0 IO Bit 2, Input/Output 101: SPI 0 Slave Select 2, Output 110: reserved 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_20@0XF8000750</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 20 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_21">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_21</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_21</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000754</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII Tx Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 6, Output 10: NAND Flash IO Bit 13, Input/Output 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 21 (bank 0), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: reserved 100: SDIO 0 IO Bit 3, Input/Output 101: SPI 0 MOSI, Input/Output 110: reserved 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_21@0XF8000754</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 21 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_22">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_22</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_22</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000758</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII Rx Clock, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 2, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 7, Output 10: NAND Flash IO Bit 14, Input/Output 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 22 (bank 0), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: PJTAG TDI, Input 100: SDIO 1 IO Bit 0, Input/Output 101: SPI 1 MOSI, Input/Output 110: reserved 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_22@0XF8000758</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 22 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_23">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_23</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_23</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800075C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII RxD 0, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 3, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 8, Output 10: NAND Flash IO Bit 15, Input/Output 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 23 (bank 0), Input/Output 001: CAN 0 Tx, Output 010: I2C 0 Serial Data, Input/Output 011: PJTAG TDO, Output 100: SDIO 1 Command, Input/Output 101: SPI 1 MISO, Input/Output 110: reserved 111: UART 0 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_23@0XF800075C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 23 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_24">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_24</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_24</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000760</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII RxD Bit 1, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Clock output, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 9, Output 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 24 (bank 0), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: PJTAG TCK, Input 100: SDIO 1 Clock, Input/Output 101: SPI 1 Serial Clock, Input/Output 110: reserved 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_24@0XF8000760</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 24 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_25">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_25</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_25</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000764</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII RxD Bit2, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Control Signal, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 10, Output 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 25 (bank 0), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: PJTAG TMS, Input 100: SDIO 1 IO Bit 1, Input/Output 101: SPI 1 Slave Select 0, Input/Output 110: reserved 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_25@0XF8000764</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 25 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_26">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_26</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_26</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000768</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII RxD Bit 3, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 0, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 11, Output 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 26 (bank 0), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: SWDT Clock, Input 100: SDIO 1 IO Bit 2, Input/Output 101: SPI 1 Slave Select 1, Output 110: reserved 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_26@0XF8000768</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 26 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_27">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_27</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_27</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800076C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII Rx Control, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 1, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 12, Output 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 27 (bank 0), Input/Output 001: CAN 0 Tx, Output 010: I2C 0 Serial Data, Input/Output 011: SWDT Reset, Output 100: SDIO 1 IO Bit 3, Input/Output 101: SPI 1 Slave Select 2, Output 110: reserved 111: UART 0 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_27@0XF800076C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 27 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_28">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_28</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_28</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000770</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII Tx Clock, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 4, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 13, Output 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 28 (bank 0), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: reserved 100: SDIO 0 Clock, Input/Output 101: SPI 0 Serial Clock, Input/Output 110: TTC 1 Wave, Output 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_28@0XF8000770</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 28 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_29">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_29</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_29</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000774</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII TxD Bit 0, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Direction, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 14, Output 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 29 (bank 0), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: reserved 100: SDIO 0 Command, Input/Output 101: SPI 0 MISO, Input/Output 110: TTC 1 Clock, Input 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_29@0XF8000774</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1305</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 29 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_30">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_30</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_30</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000778</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII TxD Bit 1, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Stop, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 15, Output 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 30 (bank 0), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: reserved 100: SDIO 0 IO Bit 0, Input/Output 101: SPI 0 Slave Select 0, Input/Output 110: TTC 0 Wave, Output 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_30@0XF8000778</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 30 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_31">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_31</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_31</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800077C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII TxD Bit 2, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Next, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 16, Output 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 31 (bank 0), Input/Output 001: CAN 0 Tx, Output 010: I2C 0 Serial Data, Input/Output 011: reserved 100: SDIO 0 IO Bit 1, Input/Output 101: SPI 0 Slave Select 1, Output 110: TTC 0 Clock, Input 111: UART 0 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_31@0XF800077C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1305</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 31 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_32">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_32</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000780</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII TxD Bit 3, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 0, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 17, Output 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 32 (bank 1), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: reserved 100: SDIO 0 IO Bit 2, Input/Output 101: SPI 0 Slave Select 2, Output 110: reserved 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_32@0XF8000780</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 32 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_33">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_33</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_33</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000784</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII Tx Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 1, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 18, Output 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 33 (Bank 1), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: reserved 100: SDIO 0 IO Bit 3, Input/Output 101: SPI 0 MOSI, Input/Output 110: reserved 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_33@0XF8000784</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 33 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_34">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_34</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_34</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000788</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII Rx Clock, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 2, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 19, Output 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 34 (bank 1), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: PJTAG TDI, Input 100: SDIO 1 IO Bit 0, Input/Output 110: reserved 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_34@0XF8000788</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 34 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_35">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_35</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800078C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII RxD data Bit 0, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 3, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 20, Output 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 35 (bank 1), Input/Output 001: CAN 0 Tx, Output 010: I2C 0 Serial Data, Input/Output 011: PJTAG TDO, Output 100: SDIO 1 Command, Input/Output 101: SPI 1 MISO, Input/Output 110: reserved 111: UART 0 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_35@0XF800078C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 35 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_36">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_36</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_36</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000790</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII Data Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Clock, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 21, Output 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 36 (bank 1), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: PJTAG TCK, Input 100: SDIO 1 Clock, Input/Output 101: SPI 1 Clock, Input/Output 110: reserved 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_36@0XF8000790</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1305</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 36 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_37">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_37</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_37</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000794</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII RxD Data Bit 2, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 5, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 22, Output 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 37 (bank 1), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: PJTAG TMS, Input 100: SDIO 1 IO Bit 1, Input/Output 101: SPI 1 Slave Select 0, Input/Output 110: reserved 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_37@0XF8000794</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 37 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_38">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_38</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_38</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000798</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII RxD Data Bit 3, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 6, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 23, Output 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 38 (bank 1), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: SWDT Clock, Input 100: SDIO 1 IO Bit 2, Input/Output 101: SPI 1 Slave Select 1, Output 110: reserved 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_38@0XF8000798</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 38 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_39">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_39</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_39</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800079C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII Rx Control, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 7, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 24, Output 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 39 (bank 1), Input/Output 001: CAN 0 Tx, Output 010: I2C 0 Serial Data, Input/Output 011: SWDT Reset, Output 100: SDIO 1 IO Bit 3, Input/Output 101: SPI 1 Slave Select 2, Output 110: reserved 111: UART 0 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_39@0XF800079C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 39 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_40">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_40</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 4, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 40 (bank 1), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: reserved 100: SDIO 0 Clock, Input/Output 101: SPI 0 Serial Clock, Input/Output 110: TTC 1 Wave, Output 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_40@0XF80007A0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 40 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_41">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_41</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_41</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Direction, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 41 (bank 1), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: reserved 100: SDIO 0 Command, Input/Output 101: SPI 0 MISO, Input/Output 110: TTC 1 Clock, Input 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_41@0XF80007A4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 41 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_42">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_42</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_42</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Stop, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 42 (bank 1), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: reserved 100: SDIO 0 IO Bit 0, Input/Output 101: SPI 0 Slave Select 0, Input/Output 110: TTC 0 Wave, Output 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_42@0XF80007A8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 42 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_43">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_43</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_43</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Next, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 43 (bank 1), Input/Output 001: CAN 0 Tx, Output 010: I2C 0 Serial Data, Input/Output 011: reserved 100: SDIO 0 IO Bit 1, Input/Output 101: SPI 0 Slave Select 1, Output 110: TTC 0 Clock, Input 111: UART 0 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_43@0XF80007AC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 43 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_44">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_44</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_44</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 0, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 44 (bank 1), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: reserved 100: SDIO 0 IO Bit 2, Input/Output 101: SPI 0 Slave Select 2, Output 110: reserved 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_44@0XF80007B0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 44 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_45">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_45</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_45</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 1, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 45 (bank 1), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: reserved 100: SDIO 0 IO Bit 3, Input/Output 101: SPI 0 MOSI, Input/Output 110: reserved 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_45@0XF80007B4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 45 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_46">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_46</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_46</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 2, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 46 (bank 1), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: PJTAG TDI, Input 100: SDIO 1 IO Bit 0, Input/Output 101: SPI 1 MOSI, Input/Output 110: reserved 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_46@0XF80007B8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 46 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_47">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_47</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_47</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007BC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_47@0XF80007BC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f01</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1201</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 47 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_48">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_48</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_48</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Clock, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 48 (bank 1), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: PJTAG TCK, Input 100: SDIO 1 Clock, Input/Output 101: SPI 1 Serial Clock, Input/Output 110: reserved 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_48@0XF80007C0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12e0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 48 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_49">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_49</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_49</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 5, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 49 (bank 1), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: PJTAG TMS, Input 100: SDIO 1 IO Bit 1, Input/Output 101: SPI 1 Select 0, Input/Output 110: reserved 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_49@0XF80007C4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12e1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 49 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_50">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_50</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_50</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 6, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 50 (bank 1), Input/Output 001: CAN 0 Rx, Input 010: I2C 0 Serial Clock, Input/Ouput 011: SWDT Clock, Input 100: SDIO 1 IO Bit 2, Input/Output 101: SPI 1 Slave Select 1, Output 110: reserved 111: UART 0 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_50@0XF80007C8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 50 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_51">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_51</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_51</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007CC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 7, Input/Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 51 (bank 1), Input/Output 001: CAN 0 Tx, Output 010: I2C 0 Serial Data, Input/Output 011: SWDT Reset, Output 100: SDIO 1 IO Bit 3, Input/Output 101: SPI 1 Slave Select 2, Output 110: reserved 111: UART 0 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_51@0XF80007CC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 51 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_52">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_52</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_52</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 52 (bank 1), Input/Output 001: CAN 1 Tx, Output 010: I2C 1 Serial Clock, Input/Output 011: SWDT Clock, Input 100: MDIO 0 Clock, Output 101: MDIO 1 Clock, Output 110: reserved 111: UART 1 TxD, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_52@0XF80007D0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 52 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_53">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_53</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_53</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control, Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 53 (bank 1), Input/Output 001: CAN 1 Rx, Input 010: I2C 1 Serial Data, Input/Output 011: SWDT Reset, Output 100: MDIO 0 Data, Input/Output 101: MDIO 1 Data, Input/Output 110: reserved 111: UART 1 RxD, Input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULLUP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_53@0XF80007D4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 53 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="SD0_WP_CD_SEL">Register (<A href=#mod___slcr> slcr </A>)SD0_WP_CD_SEL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SD0_WP_CD_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000830</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDIO0_WP_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>37</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>37</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO 0 WP Select. Values 53:0 select MIO input (any pin except 7 and 8) Values 63:54 select EMIO input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDIO0_CD_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2f0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO 0 CD Select. Values 53:0 select MIO input (any pin except bits 7 and 8) Values 63:54 select EMIO input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SD0_WP_CD_SEL@0XF8000830</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f003f</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2f0037</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SDIO 0 WP CD select</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write the lock key, 0x767B, to write protect the slcr registers: all slcr registers, 0xF800_0000 to 0xF800_0B74, are write protected until the unlock key is written to the SLCR_UNLOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_peripherals_init_data_3_0">ps7_peripherals_init_data_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA0">
+DDRIOB_DATA0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Data 15:0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA1">
+DDRIOB_DATA1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Data 31:16</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF0">
+DDRIOB_DIFF0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for DQS 1:0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF1">
+DDRIOB_DIFF1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for DQS 3:2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Baud_rate_divider_reg0">
+Baud_rate_divider_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Baud Rate Divider Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Baud_rate_gen_reg0">
+Baud_rate_gen_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Baud Rate Generator Register.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Control_reg0">
+Control_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART Control Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#mode_reg0">
+mode_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART Mode Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Config_reg">
+Config_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000D000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SPI configuration register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CTRL">
+CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8007000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Control Register : This register defines basic control registers. Some of the register bits can be locked by control bits in the LOCK Register 0x004.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DIRM_1">
+DIRM_1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A244</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Direction mode (GPIO Bank1, MIO)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MASK_DATA_1_LSW">
+MASK_DATA_1_LSW
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#OEN_1">
+OEN_1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A248</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Output enable (GPIO Bank1, MIO)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MASK_DATA_1_LSW">
+MASK_DATA_1_LSW
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MASK_DATA_1_LSW">
+MASK_DATA_1_LSW
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_peripherals_init_data_3_0">ps7_peripherals_init_data_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write the unlock key, 0xDF0D, to enable writes to the slcr registers. All slcr registers, 0xF800_0000 to 0xF800_0B74, are writeable until locked using the SLCR_LOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DDR TERM/IBUF_DISABLE_MODE SETTINGS</H1>
+<H2><a name="DDRIOB_DATA0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA0@0XF8000B48</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Data 15:0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DATA1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA1@0XF8000B4C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Data 31:16</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF0@0XF8000B50</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for DQS 1:0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable NOTE: This must be 0 during DRAM init/training and can only be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Termination is used during read transactions and may be disabled (automatically by hardware) when there are no reads taking place through the DDR Interface. Disabling termination reduces power consumption. 0: termination always enabled 1: use 'dynamic_dci_ts' to disable termination when not in use NOTE: This bit must be 0 during DRAM init/training. It may be set to 1 after init/training completes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF1@0XF8000B54</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for DQS 3:2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write the lock key, 0x767B, to write protect the slcr registers: all slcr registers, 0xF800_0000 to 0xF800_0B74, are write protected until the unlock key is written to the SLCR_UNLOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>SRAM/NOR SET OPMODE</H1>
+<H1>UART REGISTERS</H1>
+<H2><a name="Baud_rate_divider_reg0">Register (<A href=#mod___slcr> slcr </A>)Baud_rate_divider_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Baud_rate_divider_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>BDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Baud rate divider value: 0 - 3: ignored 4 - 255: Baud rate</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Baud_rate_divider_reg0@0XE0001034</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Baud Rate Divider Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="Baud_rate_gen_reg0">Register (<A href=#mod___slcr> slcr </A>)Baud_rate_gen_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Baud_rate_gen_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CD</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Baud Rate Clock Divisor Value: 0: Disables baud_sample 1: Clock divisor bypass (baud_sample = sel_clk) 2 - 65535: baud_sample</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Baud_rate_gen_reg0@0XE0001018</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Baud Rate Generator Register.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="Control_reg0">Register (<A href=#mod___slcr> slcr </A>)Control_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Control_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STPBRK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Stop transmitter break: 0: no affect 1: stop transmission of the break after a minimum of one character length and transmit a high level during 12 bit periods. It can be set regardless of the value of STTBRK.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STTBRK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Start transmitter break: 0: no affect 1: start to transmit a break after the characters currently present in the FIFO and the transmit shift register have been transmitted. It can only be set if STPBRK (Stop transmitter break) is not high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RSTTO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Restart receiver timeout counter: 1: receiver timeout counter is restarted. This bit is self clearing once the restart has completed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TXDIS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Transmit disable: 0: enable transmitter 1: disable transmitter</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TXEN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Transmit enable: 0: disable transmitter 1: enable transmitter, provided the TXDIS field is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RXDIS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Receive disable: 0: enable 1: disable, regardless of the value of RXEN</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RXEN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Receive enable: 0: disable 1: enable When set to one, the receiver logic is enabled, provided the RXDIS field is set to zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TXRES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Software reset for Tx data path: 0: no affect 1: transmitter logic is reset and all pending transmitter data is discarded This bit is self clearing once the reset has completed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RXRES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Software reset for Rx data path: 0: no affect 1: receiver logic is reset and all pending receiver data is discarded. This bit is self clearing once the reset has completed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Control_reg0@0XE0001000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>17</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>UART Control Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="mode_reg0">Register (<A href=#mod___slcr> slcr </A>)mode_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>mode_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHMODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>300</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Channel mode: Defines the mode of operation of the UART. 00: normal 01: automatic echo 10: local loopback 11: remote loopback</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NBSTOP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of stop bits: Defines the number of stop bits to detect on receive and to generate on transmit. 00: 1 stop bit 01: 1.5 stop bits 10: 2 stop bits 11: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>38</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Parity type select: Defines the expected parity to check on receive and the parity to generate on transmit. 000: even parity 001: odd parity 010: forced to 0 parity (space) 011: forced to 1 parity (mark) 1xx: no parity</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Character length select: Defines the number of bits in each character. 11: 6 bits 10: 7 bits 0x: 8 bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock source select: This field defines whether a pre-scalar of 8 is applied to the baud rate generator input clock. 0: clock source is uart_ref_clk 1: clock source is uart_ref_clk/8</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>mode_reg0@0XE0001004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>UART Mode Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>QSPI REGISTERS</H1>
+<H2><a name="Config_reg">Register (<A href=#mod___slcr> slcr </A>)Config_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Config_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000D000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Holdb_dr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If set, Holdb and WPn pins are actively driven by the qspi controller in 1-bit and 2-bit modes . If not set, then external pull up is required on HOLDb and WPn pins . Note that this bit doesn't affect the quad(4-bit) mode as Controller always drives these pins in quad mode. It is highly recommended to set this bit always(irrespective of mode of operation) while using QSPI</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Config_reg@0XE000D000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SPI configuration register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>PL POWER ON RESET REGISTERS</H1>
+<H2><a name="CTRL">Register (<A href=#mod___slcr> slcr </A>)CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8007000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PCFG_POR_CNT_4K</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:29</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register controls which POR timer the PL will use for power-up. 0 - Use 64k timer 1 - Use 4k timer</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CTRL@0XF8007000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Control Register : This register defines basic control registers. Some of the register bits can be locked by control bits in the LOCK Register 0x004.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>SMC TIMING CALCULATION REGISTER UPDATE</H1>
+<H1>NAND SET CYCLE</H1>
+<H1>OPMODE</H1>
+<H1>DIRECT COMMAND</H1>
+<H1>SRAM/NOR CS0 SET CYCLE</H1>
+<H1>DIRECT COMMAND</H1>
+<H1>NOR CS0 BASE ADDRESS</H1>
+<H1>SRAM/NOR CS1 SET CYCLE</H1>
+<H1>DIRECT COMMAND</H1>
+<H1>NOR CS1 BASE ADDRESS</H1>
+<H1>USB RESET</H1>
+<H1>USB0 RESET</H1>
+<H1>DIR MODE BANK 0</H1>
+<H1>DIR MODE BANK 1</H1>
+<H2><a name="DIRM_1">Register (<A href=#mod___slcr> slcr </A>)DIRM_1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIRM_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A244</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIRECTION_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as DIRM_0[DIRECTION_0]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DIRM_1@0XE000A244</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Direction mode (GPIO Bank1, MIO)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_0_LSW HIGH BANK [15:0]</H1>
+<H1>MASK_DATA_0_MSW HIGH BANK [31:16]</H1>
+<H1>MASK_DATA_1_LSW HIGH BANK [47:32]</H1>
+<H2><a name="MASK_DATA_1_LSW">Register (<A href=#mod___slcr> slcr </A>)MASK_DATA_1_LSW</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bfff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[MASK_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[DATA_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MASK_DATA_1_LSW@0XE000A008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bfff4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_1_MSW HIGH BANK [53:48]</H1>
+<H1>OUTPUT ENABLE BANK 0</H1>
+<H1>OUTPUT ENABLE BANK 1</H1>
+<H2><a name="OEN_1">Register (<A href=#mod___slcr> slcr </A>)OEN_1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OEN_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A248</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OP_ENABLE_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as OEN_0[OP_ENABLE_0]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>OEN_1@0XE000A248</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Output enable (GPIO Bank1, MIO)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_0_LSW LOW BANK [15:0]</H1>
+<H1>MASK_DATA_0_MSW LOW BANK [31:16]</H1>
+<H1>MASK_DATA_1_LSW LOW BANK [47:32]</H1>
+<H2><a name="MASK_DATA_1_LSW">Register (<A href=#mod___slcr> slcr </A>)MASK_DATA_1_LSW</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bfff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[MASK_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[DATA_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MASK_DATA_1_LSW@0XE000A008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_1_MSW LOW BANK [53:48]</H1>
+<H1>ADD 1 MS DELAY</H1>
+<H1>MASK_DATA_0_LSW HIGH BANK [15:0]</H1>
+<H1>MASK_DATA_0_MSW HIGH BANK [31:16]</H1>
+<H1>MASK_DATA_1_LSW HIGH BANK [47:32]</H1>
+<H2><a name="MASK_DATA_1_LSW">Register (<A href=#mod___slcr> slcr </A>)MASK_DATA_1_LSW</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bfff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[MASK_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[DATA_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MASK_DATA_1_LSW@0XE000A008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bfff4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_1_MSW HIGH BANK [53:48]</H1>
+<H1>ENET RESET</H1>
+<H1>I2C RESET</H1>
+<H1>NOR CHIP SELECT</H1>
+<H1>DIR MODE BANK 0</H1>
+<H1>MASK_DATA_0_LSW HIGH BANK [15:0]</H1>
+<H1>OUTPUT ENABLE BANK 0</H1>
+</TABLE>
+<P>
+<H2><a name="ps7_post_config_3_0">ps7_post_config_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LVL_SHFTR_EN">
+LVL_SHFTR_EN
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000900</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level Shifters Enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#FPGA_RST_CTRL">
+FPGA_RST_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000240</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA Software Reset Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_post_config_3_0">ps7_post_config_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write the unlock key, 0xDF0D, to enable writes to the slcr registers. All slcr registers, 0xF800_0000 to 0xF800_0B74, are writeable until locked using the SLCR_LOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ENABLING LEVEL SHIFTER</H1>
+<H2><a name="LVL_SHFTR_EN">Register (<A href=#mod___slcr> slcr </A>)LVL_SHFTR_EN</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LVL_SHFTR_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000900</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USER_LVL_INP_EN_0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level shifter enable to drive signals from PL to PS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USER_LVL_OUT_EN_0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level shifter enable to drive signals from PS to PL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USER_LVL_INP_EN_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level shifter enable to drive signals from PL to PS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USER_LVL_OUT_EN_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level shifter enable to drive signals from PS to PL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LVL_SHFTR_EN@0XF8000900</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Level Shifters Enable</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>FPGA RESETS TO 0</H1>
+<H2><a name="FPGA_RST_CTRL">Register (<A href=#mod___slcr> slcr </A>)FPGA_RST_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_RST_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000240</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fe000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_ACP_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_AXDS3_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_AXDS2_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_AXDS1_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_AXDS0_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FSSW1_FPGA_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FSSW0_FPGA_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_FMSW1_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_FMSW0_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_DMA3_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_DMA2_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_DMA1_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_FPGA_DMA0_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Do not modify.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA3_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PL Reset 3 (FCLKRESETN3 output signal). Refer to the PS7 wrapper in EDK for possible signal inversion. Logic level on the FCLKRESETN3 signal: 0: De-assert reset (High logic level). 1: Assert Reset (Low logic state)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA2_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PL Reset 2 (FCLKRESETN2 output signal). Refer to the PS7 wrapper in EDK for possible signal inversion. Logic level on the FCLKRESETN2 signal: 0: De-assert reset (High logic level). 1: Assert Reset (Low logic state)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA1_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PL Reset 1 (FCLKRESETN1 output signal). Refer to the PS7 wrapper in EDK for possible signal inversion. Logic level on the FCLKRESETN1 signal: 0: De-assert reset (High logic level). 1: Assert Reset (Low logic state)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA0_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PL Reset 0 (FCLKRESETN0 output signal). Refer to the PS7 wrapper in EDK for possible signal inversion. Logic level on the FCLKRESETN0 signal: 0: De-assert reset (High logic level). 1: Assert Reset (Low logic state)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>FPGA_RST_CTRL@0XF8000240</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>FPGA Software Reset Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>AFI REGISTERS</H1>
+<H1>AFI0 REGISTERS</H1>
+<H1>AFI1 REGISTERS</H1>
+<H1>AFI2 REGISTERS</H1>
+<H1>AFI3 REGISTERS</H1>
+<H1>AFI2 SECURE REGISTER</H1>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write the lock key, 0x767B, to write protect the slcr registers: all slcr registers, 0xF800_0000 to 0xF800_0B74, are write protected until the unlock key is written to the SLCR_UNLOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_debug_3_0">ps7_debug_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LAR">
+LAR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8898FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LAR">
+LAR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8899FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LAR">
+LAR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8809FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_debug_3_0">ps7_debug_3_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>CROSS TRIGGER CONFIGURATIONS</H1>
+<H1>UNLOCKING CTI REGISTERS</H1>
+<H2><a name="LAR">Register (<A href=#mod___slcr> slcr </A>)LAR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8898FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Access Code. Write behavior depends on PADDRDBG31 pin: - PADDRDBG31=0 (lower 2GB): After reset (via PRESETDBGn), CTI is locked, i.e., writes to all other registers using lower 2GB addresses are ignored. To unlock, 0xC5ACCE55 must be written this register. After the required registers are written, to lock again, write a value other than 0xC5ACCE55 to this register. - PADDRDBG31=1 (upper 2GB): CTI is unlocked when upper 2GB addresses are used to write to all the registers. However, write to this register is ignored using a upper 2GB address! Note: read from this register always returns 0, regardless of PADDRDBG31.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LAR@0XF8898FB0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LAR">Register (<A href=#mod___slcr> slcr </A>)LAR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8899FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Access Code. Write behavior depends on PADDRDBG31 pin: - PADDRDBG31=0 (lower 2GB): After reset (via PRESETDBGn), CTI is locked, i.e., writes to all other registers using lower 2GB addresses are ignored. To unlock, 0xC5ACCE55 must be written this register. After the required registers are written, to lock again, write a value other than 0xC5ACCE55 to this register. - PADDRDBG31=1 (upper 2GB): CTI is unlocked when upper 2GB addresses are used to write to all the registers. However, write to this register is ignored using a upper 2GB address! Note: read from this register always returns 0, regardless of PADDRDBG31.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LAR@0XF8899FB0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LAR">Register (<A href=#mod___slcr> slcr </A>)LAR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8809FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Access Code. Write behavior depends on PADDRDBG31 pin: - PADDRDBG31=0 (lower 2GB): After reset (via PRESETDBGn), CTI is locked, i.e., writes to all other registers using lower 2GB addresses are ignored. To unlock, 0xC5ACCE55 must be written this register. After the required registers are written, to lock again, write a value other than 0xC5ACCE55 to this register. - PADDRDBG31=1 (upper 2GB): CTI is unlocked when upper 2GB addresses are used to write to all the registers. However, write to this register is ignored using a upper 2GB address! Note: read from this register always returns 0, regardless of PADDRDBG31.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LAR@0XF8809FB0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ENABLING CTI MODULES AND CHANNELS</H1>
+<H1>MAPPING CPU0, CPU1 AND FTM EVENTS TO CTM CHANNELS</H1>
+</TABLE>
+<P>
+</body>
+</head>
+</body>
+</html>
+<H2><a name="ps7_pll_init_data_2_0">ps7_pll_init_data_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CFG">
+ARM_PLL_CFG
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000110</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_CLK_CTRL">
+ARM_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CFG">
+DDR_PLL_CFG
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_CLK_CTRL">
+DDR_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CFG">
+IO_PLL_CFG
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_pll_init_data_2_0">ps7_pll_init_data_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the unlock key value of 0xDF0D, the write protection mode is disabled. All registers defined in SLCR are writeable until locked again through the SLCR_LOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>PLL SLCR REGISTERS</H1>
+<H1>ARM PLL INIT</H1>
+<H2><a name="ARM_PLL_CFG">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CFG</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CFG</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000110</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_RES[3:0] input of the PLL to set the PLL loop filter resistor control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_CP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_CP[3:0] input of the PLL to set the PLL charge pump control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_CNT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fa</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>fa000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the LOCK_CNT[9:0] input of the PLL to set the number of clock cycles the PLL needs to have clkref and clkfb aligned withth a certain window before syaing locked.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CFG@0XF8000110</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>fa220</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UPDATE FB_DIV</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_FDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>28</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provide the feedback divisor for the PLL. Note: Before changing this value, the PLL must first be bypassed and then put into powerdown or reset state.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>28000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>BY PASS PLL</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Bypass override control: PLL_BYPASS_QUAL = 0: 0: enabled, not bypassed. 1: bypassed. PLL_BYPASS_QUAL =1: 0: 1: bypass mode regardless of the pin strapping.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the RESET input of the PLL: 0: PLL out of reset 1: PLL held in reset. After reset, program the PLLs and ensure that the serviced bit is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the RESET input of the PLL: 0: PLL out of reset 1: PLL held in reset. After reset, program the PLLs and ensure that the serviced bit is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK PLL STATUS</H1>
+<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800010C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL lock status: 0: not locked, 1: locked</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PLL_STATUS@0XF800010C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>REMOVE PLL BY PASS</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Bypass override control: PLL_BYPASS_QUAL = 0: 0: enabled, not bypassed. 1: bypassed. PLL_BYPASS_QUAL =1: 0: 1: bypass mode regardless of the pin strapping.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ARM_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the source used to generate the CPU clock: 0x: CPU PLL 10: divided DDR PLL 11: IO PLL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Frequency divisor for the CPU clock source.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_6OR4XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU_6x4x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_3OR2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU_3x2x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU_2x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU_1x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_PERI_CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active: 0: Clock is disabled 1: Clock is enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_CLK_CTRL@0XF8000120</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1f003f30</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1f000200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>CPU Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DDR PLL INIT</H1>
+<H2><a name="DDR_PLL_CFG">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CFG</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CFG</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_RES[3:0] input of the PLL to set the PLL loop filter resistor control.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_CP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_CP[3:0] input of the PLL to set the PLL charge pump control.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_CNT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12c000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the LOCK_CNT[9:0] input of the PLL to set the number of clock cycles the PLL needs to have clkref and clkfb aligned withth a certain window before staying locked.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CFG@0XF8000114</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12c220</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UPDATE FB_DIV</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_FDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provide the feedback divisor for the PLL. Note: Before changing this value, the PLL must first be bypassed and then put into powerdown or reset state.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>BY PASS PLL</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Overide control of the PLL bypass function within the clock controller to force into bypass state: 0: PLL not forced to be bypassed (may still be bypassed through bootstrap pin). 1: PLL forced to be bypassed</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the RESET input of the PLL: 0: PLL out of reset 1: PLL held in reset Remember that after reset, program the PLLs and ensure that the serviced bit below is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the RESET input of the PLL: 0: PLL out of reset 1: PLL held in reset Remember that after reset, program the PLLs and ensure that the serviced bit below is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK PLL STATUS</H1>
+<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800010C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL lock status: 0: not locked, 1: locked</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PLL_STATUS@0XF800010C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>REMOVE PLL BY PASS</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Overide control of the PLL bypass function within the clock controller to force into bypass state: 0: PLL not forced to be bypassed (may still be bypassed through bootstrap pin). 1: PLL forced to be bypassed</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDR_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_3XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR_3x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR_2x Clock control: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_3XCLK_DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Frequency divisor for the ddr_3x clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_2XCLK_DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fc000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Frequency divisor for the ddr_2x clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_CLK_CTRL@0XF8000124</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff00003</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c200003</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>IO PLL INIT</H1>
+<H2><a name="IO_PLL_CFG">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CFG</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CFG</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_RES[3:0] input of the PLL to set the PLL loop filter resistor control.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_CP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the PLL_CP[3:0] input of the PLL to set the PLL charge pump control.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_CNT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>145</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>145000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the LOCK_CNT[9:0] input of the PLL to set the number of clock cycles the PLL needs to have clkref and clkfb aligned withth a certain window before staying locked.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CFG@0XF8000118</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1452c0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UPDATE FB_DIV</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_FDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1e</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1e000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provide the feedback divisor for the PLL. Note: Before changing this value, the PLL must first be bypassed and then put into powerdown or reset state.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1e000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>BY PASS PLL</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Overide control of the PLL bypass function within the clock controller to force into bypass state: 0: PLL not forced to be bypassed (may still be bypassed through bootstrap pin). 1: PLL forced to be bypassed</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the RESET input of the PLL: 0: PLL out of reset. 1: PLL held in reset. Remember that after a reset, program the PLLs and ensure that the serviced bit below is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drive the RESET input of the PLL: 0: PLL out of reset. 1: PLL held in reset. Remember that after a reset, program the PLLs and ensure that the serviced bit below is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK PLL STATUS</H1>
+<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800010C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL lock status: 0: not locked, 1: locked</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PLL_STATUS@0XF800010C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>REMOVE PLL BY PASS</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Overide control of the PLL bypass function within the clock controller to force into bypass state: 0: PLL not forced to be bypassed (may still be bypassed through bootstrap pin). 1: PLL forced to be bypassed</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the lock key value of 0x767B, the write protection mode is enabled. All registers defined in SLCR are write protected until unlocked again through the SLCR_UNLOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_clock_init_data_2_0">ps7_clock_init_data_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DCI_CLK_CTRL">
+DCI_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000128</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI clock control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#GEM0_RCLK_CTRL">
+GEM0_RCLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>GigE 0 Rx Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#GEM0_CLK_CTRL">
+GEM0_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>GigE 0 Ref Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LQSPI_CLK_CTRL">
+LQSPI_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800014C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Quad SPI Ref Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SDIO_CLK_CTRL">
+SDIO_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000150</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO Ref Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#UART_CLK_CTRL">
+UART_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART Ref Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PCAP_CLK_CTRL">
+PCAP_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PCAP Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#FPGA0_CLK_CTRL">
+FPGA0_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PL Clock 0 Output control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CLK_621_TRUE">
+CLK_621_TRUE
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80001C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CPU Clock Ratio Mode select</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#APER_CLK_CTRL">
+APER_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800012C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AMBA Peripheral Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_clock_init_data_2_0">ps7_clock_init_data_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the unlock key value of 0xDF0D, the write protection mode is disabled. All registers defined in SLCR are writeable until locked again through the SLCR_LOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CLOCK CONTROL SLCR REGISTERS</H1>
+<H2><a name="DCI_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)DCI_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000128</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI clock control - 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>700000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. Second cascade divider</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DCI_CLK_CTRL@0XF8000128</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f03f01</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>700f01</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DCI clock control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="GEM0_RCLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM0_RCLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM0_RCLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ethernet Controler 0 Rx Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the source to generate the Rx clock: 0: MIO Rx clock, 1: EMIO Rx clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>GEM0_RCLK_CTRL@0XF8000138</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>11</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>GigE 0 Rx Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="GEM0_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM0_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM0_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ethernet Controller 0 Reference Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the source to generate the reference clock 00x: IO PLL. 010: ARM PLL. 011: DDR PLL 1xx: Ethernet controller 0 EMIO clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>First divisor for Ethernet controller 0 source clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Second divisor for Ethernet controller 0 source clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>GEM0_CLK_CTRL@0XF8000140</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f03f71</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>100801</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>GigE 0 Ref Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LQSPI_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)LQSPI_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LQSPI_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800014C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Quad SPI Controller Reference Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select clock source generate Quad SPI clock: 0x: IO PLL, 10: ARM PLL, 11: DDR PLL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>500</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Divisor for Quad SPI Controller source clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LQSPI_CLK_CTRL@0XF800014C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f31</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>501</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Quad SPI Ref Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="SDIO_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)SDIO_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDIO_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000150</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO Controller 0 Clock control. 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO Controller 1 Clock control. 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the source used to generate the clock. 0x: Source for generated clock is IO PLL. 10: Source for generated clock is ARM PLL. 11: Source for generated clock is DDR PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>14</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1400</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SDIO_CLK_CTRL@0XF8000150</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f33</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1401</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SDIO Ref Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="UART_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)UART_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UART_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 0 Reference clock control. 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 1 reference clock active: 0: Clock is disabled 1: Clock is enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the PLL source to generate the clock. 0x: IO PLL 10: ARM PLL 11: DDR PLL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>a00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Divisor for UART Controller source clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>UART_CLK_CTRL@0XF8000154</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f33</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>a02</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>UART Ref Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>TRACE CLOCK</H1>
+<H2><a name="PCAP_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)PCAP_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PCAP_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active: 0: Clock is disabled 1: Clock is enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the source used to generate the clock: 0x: Source for generated clock is IO PLL. 10: Source for generated clock is ARM PLL. 11: Source for generated clock is DDR PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>500</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PCAP_CLK_CTRL@0XF8000168</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f31</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>501</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PCAP Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="FPGA0_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)FPGA0_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA0_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the source used to generate the clock: 0x: Source for generated clock is IO PLL. 10: Source for generated clock is ARM PLL. 11: Source for generated clock is DDR PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>500</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. First cascade divider.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. Second cascade divide</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>FPGA0_CLK_CTRL@0XF8000170</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f03f30</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>400500</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PL Clock 0 Output control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CLK_621_TRUE">Register (<A href=#mod___slcr> slcr </A>)CLK_621_TRUE</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLK_621_TRUE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80001C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLK_621_TRUE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the CPU clock ration: 0: 4:2:1 1: 6:2:1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CLK_621_TRUE@0XF80001C4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>CPU Clock Ratio Mode select</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="APER_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)APER_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>APER_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800012C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DMA_CPU_2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DMA controller AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USB0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>USB controller 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USB1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>USB controller 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gigabit Ethernet 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gigabit Ethernet 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDI0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO controller 0 AMBA Clock 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDI1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO controller 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SPI0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SPI 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SPI1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SPI 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CAN0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CAN 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CAN1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CAN 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>I2C0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>I2C 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>I2C1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>I2C 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UART0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 0 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UART1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 1 AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GPIO_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>GPIO AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LQSPI_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Quad SPI AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SMC_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SMC AMBA Clock control 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>APER_CLK_CTRL@0XF800012C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffcccd</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1ec044d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AMBA Peripheral Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>THIS SHOULD BE BLANK</H1>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the lock key value of 0x767B, the write protection mode is enabled. All registers defined in SLCR are write protected until unlocked again through the SLCR_UNLOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_ddr_init_data_2_0">ps7_ddr_init_data_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ddrc_ctrl">
+ddrc_ctrl
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRC Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Two_rank_cfg">
+Two_rank_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Two Rank Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#HPR_reg">
+HPR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>HPR Queue control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LPR_reg">
+LPR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800600C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPR Queue control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#WR_reg">
+WR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006010</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>WR Queue control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg0">
+DRAM_param_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006014</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg1">
+DRAM_param_reg1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg2">
+DRAM_param_reg2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800601C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg3">
+DRAM_param_reg3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006020</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg4">
+DRAM_param_reg4
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006024</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_init_param">
+DRAM_init_param
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006028</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Initialization Parameters</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_EMR_reg">
+DRAM_EMR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800602C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM EMR2, EMR3 access</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_EMR_MR_reg">
+DRAM_EMR_MR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006030</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM EMR, MR access</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_burst8_rdwr">
+DRAM_burst8_rdwr
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Burst 8 read/write</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_disable_DQ">
+DRAM_disable_DQ
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006038</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Disable DQ</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_addr_map_bank">
+DRAM_addr_map_bank
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800603C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Row/Column address bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_addr_map_col">
+DRAM_addr_map_col
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006040</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Column address bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_addr_map_row">
+DRAM_addr_map_row
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006044</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select DRAM row address bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_ODT_reg">
+DRAM_ODT_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006048</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM ODT control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_cmd_timeout_rddata_cpt">
+phy_cmd_timeout_rddata_cpt
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006050</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY command time out and read data capture FIFO</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DLL_calib">
+DLL_calib
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006058</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DLL calibration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ODT_delay_hold">
+ODT_delay_hold
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800605C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ODT delay and ODT hold</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg1">
+ctrl_reg1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006060</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg2">
+ctrl_reg2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006064</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg3">
+ctrl_reg3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006068</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg4">
+ctrl_reg4
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800606C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg5">
+ctrl_reg5
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006078</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller register 5</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg6">
+ctrl_reg6
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800607C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller register 6</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_REFRESH_TIMER01">
+CHE_REFRESH_TIMER01
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CHE_REFRESH_TIMER01</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_T_ZQ">
+CHE_T_ZQ
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ZQ parameters</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_T_ZQ_Short_Interval_Reg">
+CHE_T_ZQ_Short_Interval_Reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Misc parameters</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#deep_pwrdwn_reg">
+deep_pwrdwn_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Deep powerdown (LPDDR2)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_2c">
+reg_2c
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Training control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_2d">
+reg_2d
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Misc Debug</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#dfi_timing">
+dfi_timing
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DFI timing</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_ECC_CONTROL_REG_OFFSET">
+CHE_ECC_CONTROL_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC error clear</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_CORR_ECC_LOG_REG_OFFSET">
+CHE_CORR_ECC_LOG_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC error correction</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_UNCORR_ECC_LOG_REG_OFFSET">
+CHE_UNCORR_ECC_LOG_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060DC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC unrecoverable error status</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_ECC_STATS_REG_OFFSET">
+CHE_ECC_STATS_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC error count</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ECC_scrub">
+ECC_scrub
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC mode/scrub</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rcvr_enable">
+phy_rcvr_enable
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Phy receiver enable register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config0">
+PHY_Config0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config1">
+PHY_Config1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800611C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config2">
+PHY_Config2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config3">
+PHY_Config3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio0">
+phy_init_ratio0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800612C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio1">
+phy_init_ratio1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006130</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio2">
+phy_init_ratio2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006134</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio3">
+phy_init_ratio3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg0">
+phy_rd_dqs_cfg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg1">
+phy_rd_dqs_cfg1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006144</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg2">
+phy_rd_dqs_cfg2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006148</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg3">
+phy_rd_dqs_cfg3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800614C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg0">
+phy_wr_dqs_cfg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg1">
+phy_wr_dqs_cfg1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006158</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg2">
+phy_wr_dqs_cfg2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800615C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg3">
+phy_wr_dqs_cfg3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006160</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg0">
+phy_we_cfg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY FIFO write enable configuration for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg1">
+phy_we_cfg1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800616C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY FIFO write enable configuration for data slice 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg2">
+phy_we_cfg2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY FIFO write enable configuration for data slice 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg3">
+phy_we_cfg3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006174</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY FIFO write enable configuration for data slice 3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv0">
+wr_data_slv0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800617C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio config for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv1">
+wr_data_slv1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio config for data slice 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv2">
+wr_data_slv2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006184</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio config for data slice 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv3">
+wr_data_slv3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006188</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio config for data slice 3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_64">
+reg_64
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006190</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Training control 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_65">
+reg_65
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006194</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Training control 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#page_mask">
+page_mask
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006204</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Page mask</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port0">
+axi_priority_wr_port0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006208</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port1">
+axi_priority_wr_port1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800620C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port2">
+axi_priority_wr_port2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006210</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port3">
+axi_priority_wr_port3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006214</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port0">
+axi_priority_rd_port0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006218</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port1">
+axi_priority_rd_port1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800621C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port2">
+axi_priority_rd_port2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006220</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port3">
+axi_priority_rd_port3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006224</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl0">
+lpddr_ctrl0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl1">
+lpddr_ctrl1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl2">
+lpddr_ctrl2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl3">
+lpddr_ctrl3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ddrc_ctrl">
+ddrc_ctrl
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRC Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_ddr_init_data_2_0">ps7_ddr_init_data_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>DDR INITIALIZATION</H1>
+<H1>LOCK DDR</H1>
+<H2><a name="ddrc_ctrl">Register (<A href=#mod___slcr> slcr </A>)ddrc_ctrl</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_ctrl</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_soft_rstb</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Active low soft reset. Update during normal operation. 0: Resets the controller 1: Takes the controller out of reset. Dynamic Bit Field. Note: Software changes DRAM controller register values only when the controller is in the reset state, except for bit fields that can be dymanically updated.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_powerdown_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller power down control. Update during normal operation. Enable the controller to powerdown after it becomes idle. Dynamic Bit Field. 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_data_bus_width</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR bus width control 00: 32-bit 01: 16-bit 1x: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burst8_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Refresh timeout. Programmed value plus one will be the number of refresh timeouts that will be allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes; therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for burst_of_N_refresh slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes. 0: single refresh 1: burst-of-2 ... 7: burst-of-8 refresh</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rdwr_idle_gap</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When the preferred transaction store is empty for this many clock cycles, switch to the alternate transaction store if it is non-empty. The read transaction store (both high and low priority) is the default preferred transaction store and the write transaction store is the alternate store. When 'Prefer write over read' is set this is reversed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_rd_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting read bypass. For Debug only. 0: Do not disable bypass path for high priority read page hits. 1: disable bypass path for high priority read page hits.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_act_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting activate bypass. For Debug only. 0: Do not disable bypass path for high priority read activates. 1: disable bypass path for high priority read activates.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_auto_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable auto-refresh. 0: do not disable auto-refresh. 1: disable auto-refresh. Dynamic Bit Field. Note: When this transitions from 0 to 1, any pending refreshes will be immediately scheduled by the controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ddrc_ctrl@0XF8006000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRC Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="Two_rank_cfg">Register (<A href=#mod___slcr> slcr </A>)Two_rank_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Two_rank_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rfc_nom_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>81</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>81</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tREFI - Average time between refreshes. Unit: in multiples of 32 clocks. DRAM related. Default value is set for DDR3. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_active_ranks</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Rank configuration: 01: One Rank of DDR 11: Two Ranks of DDR Others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_cs_bit0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present for multi-rank configurations. Selects the address bit used as rank address bit 0. Valid Range: 0 to 25, and 31 Internal Base: 9. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 31, rank address bit 0 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr_odt_block</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>180000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Block read/write scheduling cycle count when Write requires changing ODT settings 00: 1 cycle 01: 2 cycles 10: 3 cycles others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_diff_rank_rd_2cycle_gap</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present for multi-rank configurations. The two cycle gap is required for mDDR only, due to the large variance in tDQSCK in mDDR. 0: schedule a 1-cycle gap in data responses when performing consecutive reads to different ranks 1: schedule 2 cycle gap for the same</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_cs_bit1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present for multi-rank configurations. Selects the address bit used as rank address bit 1. Valid Range: 0 to 25, and 31 Internal Base: 10 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 31, rank address bit 1 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_open_bank</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present if MEMC_SIMPLE_ADDR_MAP is defined. Since MEMC_SIMPLE_ADDR_MAP is not defined, Reserved 1: Set the address map to Open Bank mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_4bank_ram</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present if MEMC_SIMPLE_ADDR_MAP is defined. Since MEMC_SIMPLE_ADDR_MAP is not defined, Reserved 1: Set the address map for 4 Bank RAMs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Two_rank_cfg@0XF8006004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>81081</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Two Rank Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="HPR_reg">Register (<A href=#mod___slcr> slcr </A>)HPR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>HPR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_hpr_min_non_critical_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of counts that the HPR queue is guaranteed to be non-critical (1 count = 32 DDR clocks).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_hpr_max_starve_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the HPR queue can be starved before it goes critical. Unit: 32 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_hpr_xact_run_length</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3c00000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of transactions that will be serviced once the HPR queue goes critical is the smaller of this number and the number of transactions available.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>HPR_reg@0XF8006008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3c0780f</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>HPR Queue control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LPR_reg">Register (<A href=#mod___slcr> slcr </A>)LPR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LPR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800600C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_min_non_critical_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the LPR queue is guaranteed to be non-critical. Unit: 32 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_max_starve_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the LPR queue can be starved before it goes critical. Unit: 32 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_xact_run_length</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of transactions that will be serviced once the LPR queue goes critical is the smaller of this number and the number of transactions available</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LPR_reg@0XF800600C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2001001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPR Queue control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="WR_reg">Register (<A href=#mod___slcr> slcr </A>)WR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>WR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006010</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_w_min_non_critical_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clock cycles that the WR queue is guaranteed to be non-critical.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_w_xact_run_length</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of transactions that will be serviced once the WR queue goes critical is the smaller of this number and the number of transactions available</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_w_max_starve_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the Write queue can be starved before it goes critical. Unit: 32 clocks. FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>WR_reg@0XF8006010</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>14001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>WR Queue control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg0">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006014</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rc</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1a</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRC - Min time between activates to same bank (spec: 65 ns for DDR2-400 and smaller for faster parts). DRAM Related. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rfc_min</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRFC(min) - Minimum time from refresh to refresh or activate (spec: 75nS to 195nS). DRAM Related. Default value is set for DDR3. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_post_selfref_gap_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fc000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time to wait after coming out of self refresh before doing anything. This must be bigger than all the constraints that exist. (spec: Maximum of tXSNR and tXSRD and tXSDLL which is 512 clocks). Unit: in multiples of 32 clocks. DRAM Related</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg0@0XF8006014</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4281a</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters 0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg1">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr2pre</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time between write and precharge to same bank DDR and DDR3: WL + BL/2 + tWR LPDDR2: WL + BL/2 + tWR + 1 Unit: Clocks where, WL: write latency. BL: burst length. This must match the value programmed in the BL bit of the mode register to the DRAM. BST is not supported at present. tWR: write recovery time. This comes directly from the DRAM specs.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_powerdown_to_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>After this many clocks of NOP or DESELECT the controller will put the DRAM into power down. This must be enabled in the Master Control Register. Unit: Multiples of 32 clocks.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_faw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>16</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tFAW - At most 4 banks must be activated in a rolling window of tFAW cycles. Unit: clocks. DRAM Related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ras_max</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>24</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>240000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRAS(max) - Maximum time between activate and precharge to same bank. Maximum time that a page can be kept open (spec is 70 us). If this is zero. The page is closed after each transaction. Unit: Multiples of 1024 clocks DRAM related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ras_min</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>13</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4c00000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRAS(min) - Minimum time between activate and precharge to the same bank (spec is 45 ns). Unit: clocks DRAM related. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_cke</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum number of cycles of CKE HIGH/LOW during power down and self refresh. DDR2 and DDR3: Set this to tCKE value. LPDDR2: Set this to the larger of tCKE or tCKESR. Unit: clocks.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg1@0XF8006018</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f7ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>44e458d2</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg2">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800601C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_write_latency</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time from write command to write data on DDRC to PHY Interface. (PHY adds an extra flop delay on the write data path; hence this value is one less than the write latency of the DRAM device itself). DDR2 and DDR3: WL -1 LPDDR2: WL Where WL: Write Latency of DRAM DRAM related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd2wr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time from read command to write command. Include time for bus turnaround and all per-bank, per-rank, and global constraints. DDR2 and DDR3: RL + BL/2 + 2 - WL LPDDR2: RL + BL/2 + RU (tDQSCKmax / tCK) + 1 - WL Write Pre-amble and DQ/DQS jitter timer is included in the above equation. DRAM RELATED.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr2rd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time from write command to read command. Includes time for bus turnaround and recovery times and all per-bank, per-rank, and global constraints. DDR2 and DDR3: WL + tWTR + BL/2 LPDDR2: WL + tWTR + BL/2 + 1 Unit: clocks. Where, WL: Write latency, BL: burst length. This should match the value. Programmed in the BL bit of the mode register to the DRAM. tWTR: internal WRITE to READ command delay. This comes directly from the DRAM specs.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_xp</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tXP: Minimum time after power down exit to any operation. DRAM related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pad_pd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>700000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If pads have a power-saving mode, this is the greater of the time for the pads to enter power down or the time for the pads to exit power down. Used only in non-DFI designs. Unit: clocks.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd2pre</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time from read to precharge of same bank DDR2: AL + BL/2 + max(tRTP, 2) - 2 DDR3: AL + max (tRTP, 4) LPDDR2: BL/2 + tRTP - 1 AL: Additive Latency; BL: DRAM Burst Length; tRTP: value from spec. DRAM related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rcd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>70000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRCD - AL Minimum time from activate to read or write command to same bank Min value for this is 1. AL = Additive Latency. DRAM Related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg2@0XF800601C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>720238e5</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg3">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006020</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ccd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tCCD - Minimum time between two reads or two writes (from bank a to bank b) is this value + 1. DRAM related.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rrd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRRD - Minimum time between activates from bank A to bank B. (spec: 10ns or less) DRAM RELATED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_refresh_margin</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Issue critical refresh or page close this many cycles before the critical refresh or page timer expires. It is recommended that this not be changed from the default value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rp</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRP - Minimum time from precharge to activate of same bank. DRAM RELATED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_refresh_to_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If the refresh timer (tRFC_nom, as known as tREFI) has expired at least once, but it has not expired burst_of_N_refresh times yet, then a 'speculative refresh' may be performed. A speculative refresh is a refresh performed at a time when refresh would be useful, but before it is absolutely required. When the DRAM bus is idle for a period of time determined by this refresh idle timeout and the refresh timer has expired at least once since the last refresh, then a 'speculative refresh' will be performed. Speculative refreshes will continue successively until there are no refreshes pending or until new reads or writes are issued to the controller. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_sdram</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: sdram device 0: non-sdram device</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mobile</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: DDR2 or DDR3 device. 1: LPDDR2 device.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_clock_stop_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: not used. LPDDR2: 0: stop_clk will never be asserted. 1: enable the assertion of stop_clk to the PHY whenever a clock is not required</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_read_latency</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Non-LPDDR2: not used. DDR2 and DDR3: Set to Read Latency, RL. Time from Read command to Read data on DRAM interface. It is used to calculate when DRAM clock may be stopped. Unit: DDR clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_mode_ddr1_ddr2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:29</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_pad_pd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: disable the pad power down feature 0: Enable the pad power down feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_loopback</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:31</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg3@0XF8006020</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffffc</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>272872d0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg4">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg4</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006024</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_en_2t_timing_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: DDRC will use 2T timing 0: DDRC will use 1T timing</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_prefer_write</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: Bank selector prefers writes over reads</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_max_rank_rd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3c</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present for multi-rank configurations Background: Reads to the same rank can be performed back-to-back. Reads from different ranks require additional 1-cycle latency in between (to avoid possible data bus contention). The controller arbitrates for bus access on a cycle-by-cycle basis; therefore after a read is scheduled, there is a clock cycle in which only reads from the same bank are eligible to be scheduled. This prevents reads from other ranks from having fair access to the data bus. This parameter represents the maximum number of 64-byte reads (or 32B reads in some short read cases) that can be scheduled consecutively to the same rank. After this number is reached, a 1-cycle delay is inserted by the scheduler to allow all ranks a fair opportunity to be scheduled. Higher numbers increase bandwidth utilization, lower numbers increase fairness (and hence worst-case latency). FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_wr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>A low to high signal on this signal will do a mode register write or read. Controller will accept this command, if this signal is detected high and "ddrc_reg_mr_wr_busy" is detected low.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_addr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: Mode register address. LPDDR2: not used. 00: MR0 01: MR1 10: MR2 11: MR3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_data</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fffe00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: Mode register write data. LPDDR2: The 16 bits are interpreted for reads and writes: Reads: MR Addr[7:0], Don't Care[7:0]. Writes: MR Addf[7:0], MR Data[7:0].</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_mr_wr_busy</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Core must initiate a MR write / read operation only if this signal is low. This signal goes high in the clock after the controller accepts the write / read request. It goes low when (i) MR write command has been issued to the DRAM (ii) MR Read data has been returned to Controller. Any MR write / read command that is received when 'ddrc_reg_mr_wr_busy' is high is not accepted. 0: Indicates that the core can initiate a mode register write / read operation. 1: Indicates that mode register write / read operation is in progress.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Indicates whether the Mode register operation is read or write 0: write 1: read</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_rdata_valid</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This bit indicates whether the Mode Register Read Data present at address 0xA9 is valid or not. This bit is 0 by default. This bit will be cleared (0), whenever a Mode Register Read command is issued. This bit will be set to 1, when the Mode Register Read Data is written to register 0xA9.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg4@0XF8006024</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3c</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters 4</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_init_param">Register (<A href=#mod___slcr> slcr </A>)DRAM_init_param</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_init_param</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006028</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_final_wait_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Cycles to wait after completing the DRAM init sequence before starting the dynamic scheduler. Units are in counts of a global timer that pulses every 32 clock cycles. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pre_ocd_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>780</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Wait period before driving the 'OCD Complete' command to DRAM. Units are in counts of a global timer that pulses every 32 clock cycles. There is no known spec requirement for this. It may be set to zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_mrd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tMRD - Cycles between Load Mode commands. DRAM related. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_init_param@0XF8006028</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2007</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Initialization Parameters</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_EMR_reg">Register (<A href=#mod___slcr> slcr </A>)DRAM_EMR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_EMR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800602C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_emr2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: Value written into the DRAM EMR2 register. LPDDR2: Value written into the DRAM MR3 register.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_emr3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: Value written into the DRAM EMR3 register. LPDDR2: not used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_EMR_reg@0XF800602C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM EMR2, EMR3 access</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_EMR_MR_reg">Register (<A href=#mod___slcr> slcr </A>)DRAM_EMR_MR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_EMR_MR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006030</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>930</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>930</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: Value written into the DRAM Mode register. Bit 8 is for DLL and the setting here is ignored. The controller sets appropriately. LPDDR2: Value written into the DRAM MR1 register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_emr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: Value written into the DRAM EMR registers. Bits [9:7] are for OCD and the setting in this register is ignored. The controller sets those bits appropriately. LPDDR2: Value written into the DRAM MR2 register.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_EMR_MR_reg@0XF8006030</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40930</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM EMR, MR access</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_burst8_rdwr">Register (<A href=#mod___slcr> slcr </A>)DRAM_burst8_rdwr</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_burst8_rdwr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burst_rdwr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the burst size used to access the DRAM. This must match the BL mode register setting in the DRAM. 0010: Burst length of 4 0100: Burst length of 8 1000: Burst length of 16 (LPDDR2 with ___-bit data) All other values are reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pre_cke_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>16d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16d0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock cycles to wait after a DDR software reset before driving CKE high to start the DRAM initialization sequence. Units: 1024 clock cycles. DDR2 Specifications typically require this to be programmed for a delay of >= 200 uS. LPDDR2 - tINIT0 of 20 mS (max) + tINIT1 of 100 nS (min)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_post_cke_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock cycles to wait after driving CKE high to start the DRAM initialization sequence. Units: 1024 clocks. DDR2 typically require a 400 ns delay, requiring this value to be programmed to 2 at all clock speeds. LPDDR2 - Typically require this to be programmed for a delay of 200 us.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burstchop</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Feature not supported. When 1, Controller is out in burstchop mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_burst8_rdwr@0XF8006034</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>13ff3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>116d4</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Burst 8 read/write</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_disable_DQ">Register (<A href=#mod___slcr> slcr </A>)DRAM_disable_DQ</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_disable_DQ</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006038</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_force_low_pri_n</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read Transaction Priority disable. 0: read transactions forced to low priority (turns off Bypass). 1: HPR reads allowed if enabled in the AXI priority read registers.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1, DDRC will not de-queue any transactions from the CAM. Bypass will also be disabled. All transactions will be queued in the CAM. This is for debug only; no reads or writes are issued to DRAM as long as this is asserted. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_debug_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not Applicable in this PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_level_start</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not Applicable in this PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_level_start</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not Applicable in this PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq0_wait_t</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not Applicable in this PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_disable_DQ@0XF8006038</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fc3</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Disable DQ</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_addr_map_bank">Register (<A href=#mod___slcr> slcr </A>)DRAM_addr_map_bank</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_addr_map_bank</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800603C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_bank_b0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the address bits used as bank address bit 0. Valid Range: 0 to 14. Internal Base: 5. The selected address bit for each of the bank address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_bank_b1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the address bits used as bank address bit 1. Valid Range: 0 to 14; Internal Base: 6. The selected address bit for each of the bank address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_bank_b2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>700</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as bank address bit 2. Valid range 0 to 14, and 15. Internal Base: 7. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, bank address bit 2 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bits used as column address bits 6. Half bus width mode: Selects the address bits used as column address bits 7. Valid range is 0-7. Internal Base 8. The selected address bit for each of the column address bits is determined by adding the Internal Base to the value of this field. Internal base: 9</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bits used as column address bits 7. Half bus width mode: Selects the address bits used as column address bits 8. Valid range is 0-7. Internal Base 9. The selected address bit for each of the column address bits is determined by adding the Internal Base to the value of this field. Internal base: 9</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_addr_map_bank@0XF800603C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>777</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Row/Column address bits</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_addr_map_col">Register (<A href=#mod___slcr> slcr </A>)DRAM_addr_map_col</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_addr_map_col</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006040</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 3. Half bus width mode: Selects the address bit used as column address bit 4. Valid Range: 0 to 7. Internal Base: 5 The selected address bit is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 4. Half bus width mode: Selects the address bit used as column address bit 5. Valid Range: 0 to 7 Internal Base: 6 The selected address bit is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 5. Half bus width mode: Selects the address bit used as column address bits 6. Valid Range: 0 to 7. Internal Base: 7. The selected address bit for each of the column address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 8. Half bus width mode: Selects the address bit used as column address bit 9. Valid Range: 0 to 7, and 15. Internal Base: 10. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10.In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 9. Half bus width mode: Selects the address bit used as column address bit 11. (Column address bit 10 in LPDDR2 mode) Valid Range: 0 to 7, and 15 Internal Base: 11 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b9</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f00000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 11. (Column address bit 10 in LPDDR2 mode) Half bus width mode: Selects the address bit used as column address bit 12. (Column address bit 11 in LPDDR2 mode) Valid Range: 0 to 7, and 15 Internal Base: 12 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2 spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 12. (Column address bit 11 in LPDDR2 mode) Half bus width mode: Selects the address bit used as column address bit 13. (Column address bit 12 in LPDDR2 mode) Valid Range: 0 to 7, and 15. Internal Base: 13 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2 spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b11</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 13. (Column address bit 12 in LPDDR2 mode) Half bus width mode: Unused. To make it unused, this should be set to 15. (Column address bit 13 in LPDDR2 mode) Valid Range: 0 to 7, and 15. Internal Base: 14. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2 spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_addr_map_col@0XF8006040</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>fff00000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Column address bits</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_addr_map_row">Register (<A href=#mod___slcr> slcr </A>)DRAM_addr_map_row</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_addr_map_row</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006044</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bits used as row address bit 0. Valid Range: 0 to 11. Internal Base: 9 The selected address bit for each of the row address bits is determined by adding the Internal Base to the value of this field</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bits used as row address bit 1. Valid Range: 0 to 11. Internal Base: 10 The selected address bit for each of the row address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b2_11</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bits used as row address bits 2 to 11. Valid Range: 0 to 11. Internal Base: 11 (for row address bit 2) to 20 (for row address bit 11) The selected address bit for each of the row address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as row address bit 12. Valid Range: 0 to 11, and 15 Internal Base: 21 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 12 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b13</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as row address bit 13. Valid Range: 0 to 11, and 15 Internal Base: 22 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 13 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b14</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects theAXI address bit used as row address bit 14. Valid Range: 0 to 11, and 15 Internal Base: 23 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 14 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b15</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as row address bit 15. Valid Range: 0 to 11, and 15 Internal Base: 24 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 15 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_addr_map_row@0XF8006044</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f666666</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Select DRAM row address bits</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_ODT_reg">Register (<A href=#mod___slcr> slcr </A>)DRAM_ODT_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_ODT_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006048</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank0_rd_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused. [1:0] - Indicates which remote ODTs must be turned ON during a read to rank 0. Each of the 2 ranks has a remote ODT (in the DRAM) which can be turned on by setting the appropriate bit here. Rank 0 is controlled by the LSB; Rank 1 is controlled by bit next to the LSB. For each rank, set its bit to 1 to enable its ODT. [2]: If 1 then local ODT is enabled during reads to rank 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank0_wr_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>38</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>[1:0] - Indicates which remote ODT's must be turned on during a write to rank 0. Each of the 2 ranks has a remote ODT (in the DRAM) which can be turned on by setting the appropriate bit here. Rank 0 is controlled by the LSB; Rank 1 is controlled by bit next to the LSB. For each rank, set its bit to 1 to enable its ODT. [2]: If 1 then local ODT is enabled during writes to rank 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank1_rd_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1c0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank1_wr_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_local_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive on the 2-bit local_odt PHY outputs when output enable is not asserted and a read is in progress (where 'in progress' is defined as after a read command is issued and until all read data has been returned all the way to the controller.) Typically this is set to the value required to enable termination at the desired strength for read usage.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_local_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive on the 2-bit local_odt PHY outputs when write levelling is enabled for DQS.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_idle_local_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive on the 2-bit local_odt PHY outputs when output enable is not asserted and a read is not in progress. Typically this is the value required to disable termination to save power when idle.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank2_rd_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1c0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank2_wr_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank3_rd_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank3_wr_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>38000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_ODT_reg@0XF8006048</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3c248</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM ODT control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_cmd_timeout_rddata_cpt">Register (<A href=#mod___slcr> slcr </A>)phy_cmd_timeout_rddata_cpt</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_cmd_timeout_rddata_cpt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006050</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_cmd_to_data</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not used in DFI PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_cmd_to_data</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not used in DFI PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdc_we_to_re_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register value + 1 give the number of clock cycles between writing into the Read Capture FIFO and the read operation. The setting of this register determines the read data timing and depends upon total delay in the system for read operation which include fly-by delays, trace delay, clkout_invert etc. This is used only if reg_phy_use_fixed_re=1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdc_fifo_rst_disable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1, disable counting the number of times the Read Data Capture FIFO has been reset when the FIFO was not empty.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_fixed_re</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1: PHY generates FIFO read enable after fixed number of clock cycles as defined by reg_phy_rdc_we_to_re_delay[3:0]. When 0: PHY uses the not_empty method to do the read enable generation. Note: This port must be set HIGH during training/leveling process i.e. when ddrc_dfi_wrlvl_en/ ddrc_dfi_rdlvl_en/ ddrc_dfi_rdlvl_gate_en port is set HIGH.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdc_fifo_rst_err_cnt_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear/reset for counter rdc_fifo_rst_err_cnt[3:0]. 0: no clear, 1: clear. Note: This is a synchronous dynamic signal that must have timing closed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dis_phy_ctrl_rstn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the reset from Phy Ctrl macro. 1: PHY Ctrl macro reset port is always HIGH 0: PHY Ctrl macro gets power on reset.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_clk_stall_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: stall clock, for DLL aging control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_num_of_dq0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register value determines register determines the number of samples used for each ratio increment during Gate Training. Num_of_iteration = reg_phy_gatelvl_num_of_dq0 + 1 The recommended value for this register is 8. Accuracy is better with higher value, but this will cause leveling to run longer.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_num_of_dq0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>70000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register value determines register determines the number of samples used for each ratio increment during Write Leveling. Num_of_iteration = reg_phy_wrlvl_num_of_dq0 + 1 The recommended value for this register is 8. Accuracy is better with higher value, but this will cause leveling to run longer.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_cmd_timeout_rddata_cpt@0XF8006050</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff0f8fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>77010800</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY command time out and read data capture FIFO</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DLL_calib">Register (<A href=#mod___slcr> slcr </A>)DLL_calib</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DLL_calib</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006058</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dll_calib_to_min_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused in DFI Controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dll_calib_to_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused in DFI Controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_dll_calib</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1, disable dll_calib generated by the controller. The core should issue the dll_calib signal using co_gs_dll_calib input. This input is changeable on the fly. When 0, controller will issue dll_calib periodically</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DLL_calib@0XF8006058</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>101</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DLL calibration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ODT_delay_hold">Register (<A href=#mod___slcr> slcr </A>)ODT_delay_hold</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ODT_delay_hold</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800605C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd_odt_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UNUSED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr_odt_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The delay, in clock cycles, from issuing a write command to setting ODT values associated with that command. ODT setting should remain constant for the entire time that DQS is driven by the controller. The suggested value for DDR2 is WL - 5 and for DDR3 is 0. WL is Write latency. DDR2 ODT has a 2-cycle on-time delay and a 2.5-cycle off-time delay. ODT is not applicable to LPDDR2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd_odt_hold</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr_odt_hold</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Cycles to hold ODT for a Write Command. When 0x0, ODT signal is ON for 1 cycle. When 0x1, it is ON for 2 cycles, etc. The values to program in different modes are : DRAM Burst of 4 -2, DRAM Burst of 8 -4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ODT_delay_hold@0XF800605C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>5003</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ODT delay and ODT hold</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg1">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006060</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pageclose</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If true, bank will be closed and kept closed if no transactions are available for it. If false, bank will remain open until there is a need to close it (to open a different page, or for page timeout or refresh timeout.) This does not apply when auto-refresh is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_num_entries</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7e</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3e</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of entries in the low priority transaction store is this value plus 1. In this design, by default all read ports are treated as low priority and hence the value of 0x1F. The hpr_num_entries is 32 minus this value. Bit [6] is ignored.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_auto_pre_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When set, most reads and writes will be issued with auto-precharge. (Exceptions can be made for collision cases.)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_refresh_update_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Toggle this signal to indicate that refresh register(s) have been updated. The value will be automatically updated when exiting soft reset. So it does not need to be toggled initially. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_wc</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable Write Combine: 0: enable 1: disable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_collision_page_opt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When this is set to 0, auto-precharge will be disabled for the flushed command in a collision case. Collision cases are write followed by read to same address, read followed by write to same address, or write followed by write to same address with DIS_WC bit = 1 (where 'same address' comparisons exclude the two address bits representing critical word).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_selfref_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If 1, then the controller will put the DRAM into self refresh when the transaction store is empty. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg1@0XF8006060</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>17ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3e</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg2">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006064</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_go2critical_hysteresis</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fe0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Describes the number of cycles that co_gs_go2critical_rd or co_gs_go2critical_wr must be asserted before the corresponding queue moves to the 'critical' state in the DDRC. The arbiter controls the co_gs_go2critical_* signals; it is designed for use with this hysteresis field set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_go2critical_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Keep reg_ddrc_go2critical_wr and reg_ddrc_go2critical_rd signals going to DDRC at 0. 1: Set reg_ddrc_go2critical_wr and reg_ddrc_go2critical_rd signals going to DDRC based on Urgent input coming from AXI master.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg2@0XF8006064</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>21fe0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg3">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006068</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wrlvl_ww</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>41</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>41</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not applicable. LPDDR2 and DDR3: Write leveling write-to-write delay. Specifies the minimum number of clock cycles from the assertion of a ddrc_dfi_wrlvl_strobe signal to the next ddrc_dfi_wrlvl_strobe signal. Only applicable when connecting to PHYs operating in PHY RdLvl Evaluation mode. Recommended value is: (RL + reg_phy_rdc_we_to_re_delay + 50)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rdlvl_rr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>41</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and LPDDR2: not applicable. DDR3: Read leveling read-to-read delay. Specifies the minimum number of clock cycles from the assertion of a read command to the next read command. Only applicable when connecting to PHYs operating in PHY RdLvl Evaluation mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_wlmrd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>28</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>280000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and LPDDR2: not applicable. DDR3: First DQS/DQS# rising edge after write leveling mode is programmed. This is same as the tMLRD value from the DRAM spec.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg3@0XF8006068</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>284141</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg4">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg4</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800606C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_t_ctrlupd_interval_min_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the minimum amount of time between Controller initiated DFI update requests (which will be executed whenever the controller is idle). Set this number higher to reduce the frequency of update requests, which can have a small impact on the latency of the first read request when the controller is idle. Units: 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_t_ctrlupd_interval_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>16</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the maximum amount of time between Controller initiated DFI update requests. This timer resets with each update request; when the timer expires, traffic is blocked for a few cycles. PHY can use this idle time to recalibrate the delay lines to the DLLs. The DLL calibration is also used to reset PHY FIFO pointers in case of data capture errors. Updates are required to maintain calibration over PVT, but frequent updates may impact performance. Units: 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg4@0XF800606C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1610</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller 4</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg5">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg5</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006078</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_ctrl_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the number of DFI clock cycles after an assertion or deassertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect the assertion or de-assertion. If the DFI clock and the memory clock are not phase-aligned, this timing parameter should be rounded up to the next integer value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_dram_clk_disable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the number of DFI clock cycles from the assertion of the ddrc_dfi_dram_clk_disable signal on the DFI until the clock to the DRAM memory devices, at the PHY-DRAM boundary, maintains a low value. If the DFI clock and the memory clock are not phase aligned, this timing parameter should be rounded up to the next integer value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_dram_clk_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the number of DFI clock cycles from the de-assertion of the ddrc_dfi_dram_clk_disable signal on the DFI until the first valid rising edge of the clock to the DRAM memory devices at the PHY-DRAM boundary. If the DFI clock and the memory clock are not phase aligned, this timing parameter should be rounded up to the next integer value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_cksre</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time after Self Refresh Entry that CK is maintained as a valid clock. Specifies the clock disable delay after SRE. Recommended settings: LPDDR2: 2 DDR2: 1 DDR3: tCKSRE</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_cksrx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time before Self Refresh Exit that CK is maintained as a valid clock before issuing SRX. Specifies the clock stable time before SRX. Recommended settings: LPDDR2: 2 DDR2: 1 DDR3: tCKSRX</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckesr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum CKE low width for Self Refresh entry to exit Timing in memory clock cycles. Recommended settings: LPDDR2: tCKESR DDR2: tCKE DDR3: tCKE+1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg5@0XF8006078</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>466111</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller register 5</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg6">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg6</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800607C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckpde</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time after Power Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after PDE. Recommended setting for LPDDR2: 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckpdx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time before Power Down Exit that CK is maintained as a valid clock before issuing PDX. Specifies the clock stable time before PDX. Recommended setting for LPDDR2: 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckdpde</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time after Deep Power Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after DPDE. Recommended setting for LPDDR2: 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckdpdx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time before Deep Power Down Exit that CK is maintained as a valid clock before issuing DPDX. Specifies the clock stable time before DPDX. Recommended setting for LPDDR2: 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ckcsx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the time before Clock Stop Exit that CK is maintained as a valid clock before issuing DPDX. Specifies the clock stable time before next command after Clock Stop Exit. Recommended setting for LPDDR2: tXP + 2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg6@0XF800607C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>32222</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller register 6</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_REFRESH_TIMER01">Register (<A href=#mod___slcr> slcr </A>)CHE_REFRESH_TIMER01</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_REFRESH_TIMER01</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>refresh_timer0_start_value_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Refresh Timer for Rank 1. Unit: in multiples of 32 clocks. (Only present in multi-rank configurations). FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>refresh_timer1_start_value_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Refresh Timer for Rank 0. (Only present in multi-rank configurations). Unit: in multiples of 32 clocks. FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_REFRESH_TIMER01@0XF80060A0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>8000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>CHE_REFRESH_TIMER01</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_T_ZQ">Register (<A href=#mod___slcr> slcr </A>)CHE_T_ZQ</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_T_ZQ</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_auto_zq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1=disable controller generation of ZQCS command. Co_gs_zq_calib_short can be used instead to control ZQ calibration commands. 0=internally generate ZQCS commands based on reg_ddrc_t_zq_short_interval_x1024 This is only present for implementations supporting DDR3 and LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_ddr3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Indicates operating in DDR2/DDR3 mode. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_mod</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Mode register set command update delay (minimum the larger of 12 clock cycles or 15ns)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_zq_long_nop</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not applicable. LPDDR2 and DDR3: Number of cycles of NOP required after a ZQCL (ZQ calibration long) command is issued to DRAM. Units: Clock cycles.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_zq_short_nop</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not applicable. LPDDR2 and DDR3: Number of cycles of NOP required after a ZQCS (ZQ calibration short) command is issued to DRAM. Units: Clock cycles.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_T_ZQ@0XF80060A4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10200802</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ZQ parameters</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_T_ZQ_Short_Interval_Reg">Register (<A href=#mod___slcr> slcr </A>)CHE_T_ZQ_Short_Interval_Reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_T_ZQ_Short_Interval_Reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>t_zq_short_interval_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>cb73</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>cb73</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not used. LPDDR2 and DDR3: Average interval to wait between automatically issuing ZQCS (ZQ calibration short) commands to DDR3 devices. Meaningless if reg_ddrc_dis_auto_zq=1. Units: 1024 Clock cycles.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dram_rstn_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>69</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6900000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of cycles to assert DRAM reset signal during init sequence. Units: 1024 Clock cycles. Applicable for DDR3 only.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_T_ZQ_Short_Interval_Reg@0XF80060A8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>690cb73</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Misc parameters</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="deep_pwrdwn_reg">Register (<A href=#mod___slcr> slcr </A>)deep_pwrdwn_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>deep_pwrdwn_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>deeppowerdown_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: not used. LPDDR2: 0: Brings Controller out of Deep Powerdown mode. 1: Puts DRAM into Deep Powerdown mode when the transaction store is empty. For performance only. Dynamic Bit Field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>deeppowerdown_to_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fe</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1fe</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2 and DDR3: not sued. LPDDR2: Minimum deep power down time. DDR exits from deep power down mode immediately after reg_ddrc_deeppowerdown_en is deasserted. Value from the spec is 500us. Units are in 1024 clock cycles. For performance only.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>deep_pwrdwn_reg@0XF80060AC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1fe</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Deep powerdown (LPDDR2)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_2c">Register (<A href=#mod___slcr> slcr </A>)reg_2c</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_2c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_wrlvl_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write leveling maximum time. Specifies the maximum number of clock cycles that the controller will wait for a response (phy_dfi_wrlvl_resp) to a write leveling enable signal (ddrc_dfi_wrlvl_en). Only applicable when connecting to PHY's operating in 'PHY WrLvl Evaluation' mode. Typical value 0xFFF Units 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_rdlvl_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>fff000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read leveling maximum time. Specifies the maximum number of clock cycles that the controller will wait for a response (phy_dfi_rdlvl_resp) to a read leveling enable signal (ddrc_dfi_rdlvl_en or ddrc_dfi_rdlvl_gate_en). Only applicable when connecting to PHY's operating in 'PHY RdLvl Evaluation' mode. Typical value 0xFFF Units 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_twrlvl_max_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When '1' indicates that the reg_ddrc_dfi_wrlvl_max_x1024 timer has timed out. This is a Clear-on-Write register. If write leveling timed out, an error is indicated by the DDRC and this bit gets set. The value is held until it is cleared. Clearing is done by writing a '0' to this register. Only present in designs that support DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_trdlvl_max_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not applicable. LPDDR2 and DDR3: When '1' indicates that the reg_ddrc_dfi_rdrlvl_max_x1024 timer has timed out. This is a Clear-on-Write register. If read leveling or gate training timed out, an error is indicated by the DDRC and this bit gets set. The value is held at that value until it is cleared. Clearing is done by writing a '0' to this register.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_wr_level_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Write leveling disabled. 1: Write leveling mode has been enabled as part of init sequence; Valid only for DDR3 DFI designs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_rd_dqs_gate_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Read DQS gate leveling is disabled. 1: Read DQS Gate Leveling mode has been enabled as part of init sequence; Valid only for DDR3 DFI designs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_rd_data_eye_train</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR2: not applicable. LPDDR2 and DDR3: 0: 1: Read Data Eye training mode has been enabled as part of init sequence.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_2c@0XF80060B0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1cffffff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Training control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_2d">Register (<A href=#mod___slcr> slcr </A>)reg_2d</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_2d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_2t_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the clock edge in which chip select (CSN) and CKE is asserted. Unsupported feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_skip_ocd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register must be kept at 1'b1. 1'b0 is NOT supported. 1: Indicates the controller to skip OCD adjustment step during DDR2 initialization. OCD_Default and OCD_Exit are performed instead. 0: Not supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_pre_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting precharge bypass. When 1, disable bypass path for high priority precharges FOR DEBUG ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_2d@0XF80060B4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Misc Debug</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="dfi_timing">Register (<A href=#mod___slcr> slcr </A>)dfi_timing</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_timing</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_rddata_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time from the assertion of a READ command on the DFI interface to the assertion of the phy_dfi_rddata_en signal. DDR2 and DDR3: RL - 1 LPDDR: RL Where RL is read latency of DRAM.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_ctrlup_min</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fe0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the minimum number of clock cycles that the ddrc_dfi_ctrlupd_req signal must be asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_ctrlup_max</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the maximum number of clock cycles that the ddrc_dfi_ctrlupd_req signal can assert.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>dfi_timing@0XF80060B8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>200066</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DFI timing</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_ECC_CONTROL_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_ECC_CONTROL_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_ECC_CONTROL_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Clear_Uncorrectable_DRAM_ECC_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Writing 1 to this bit will clear the uncorrectable log valid bit and the uncorrectable error counters.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Clear_Correctable_DRAM_ECC_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Writing 1 to this bit will clear the correctable log valid bit and the correctable error counters.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_ECC_CONTROL_REG_OFFSET@0XF80060C4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC error clear</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_CORR_ECC_LOG_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_CORR_ECC_LOG_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_CORR_ECC_LOG_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CORR_ECC_LOG_VALID</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Set to 1 when a correctable ECC error is captured. As long as this is 1 no further ECC errors will be captured. This is cleared when a 1 is written to register bit[1] of ECC CONTROL REGISTER (0x31)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ECC_CORRECTED_BIT_NUM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fe</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Indicator of the bit number syndrome in error for single-bit errors. The field is 7-bit wide to handle 72-bits of data. This is an encoded value with ECC bits placed in between data. The encoding is given in section 5.4 Correctable bit number from the lowest error lane is reported here. There are only 13-valid bits going to an ECC lane (8-data + 5-ECC). Only 4-bits are needed to encode a max value of d'13. Bit[7] of this register is used to indicate the exact byte lane. When a error happens, if CORR_ECC_LOG_COL[0] from register 0x33 is 1'b0, then the error happened in Lane 0 or 1. If CORR_ECC_LOG_COL[0] is 1'b1, then the error happened in Lane 2 or 3. Bit[7] of this register indicates whether the error is from upper or lower byte lane. If it is 0, then it is lower byte lane and if it is 1, then it is upper byte lane. Together with CORR_ECC_LOG_COL[0] and bit[7] of this register, the exact byte lane with correctable error can be determined.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_CORR_ECC_LOG_REG_OFFSET@0XF80060C8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC error correction</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_UNCORR_ECC_LOG_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_UNCORR_ECC_LOG_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_UNCORR_ECC_LOG_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060DC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNCORR_ECC_LOG_VALID</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Set to 1 when an uncorrectable ECC error is captured. As long as this is a 1, no further ECC errors will be captured. This is cleared when a 1 is written to register bit[0] of ECC CONTROL REGISTER (0x31).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_UNCORR_ECC_LOG_REG_OFFSET@0XF80060DC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC unrecoverable error status</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_ECC_STATS_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_ECC_STATS_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_ECC_STATS_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STAT_NUM_CORR_ERR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Returns the number of correctable ECC errors seen since the last read. Counter saturates at max value. This is cleared when a 1 is written to register bit[1] of ECC CONTROL REGISTER (0x58).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STAT_NUM_UNCORR_ERR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Returns the number of un-correctable errors since the last read. Counter saturates at max value. This is cleared when a 1 is written to register bit[0] of ECC CONTROL REGISTER (0x58).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_ECC_STATS_REG_OFFSET@0XF80060F0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC error count</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ECC_scrub">Register (<A href=#mod___slcr> slcr </A>)ECC_scrub</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ECC_scrub</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_ecc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM ECC Mode. The only valid values that works for this project are 000 (No ECC) and 100 (SEC/DED over 1-beat). To run the design in ECC mode, set reg_ddrc_data_bus_width to 2'b01 (Half bus width) and reg_ddrc_ecc_mode to 100. In this mode, there will be 16-data bits + 6-bit ECC on the DRAM bus. Controller must NOT be put in full bus width mode, when ECC is turned ON. 000 : No ECC, 001: Reserved 010: Parity 011: Reserved 100: SEC/DED over 1-beat 101: SEC/DED over multiple beats 110: Device Correction 111: Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_scrub</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Enable ECC scrubs (valid only when reg_ddrc_ecc_mode = 100). 1: Disable ECC scrubs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ECC_scrub@0XF80060F4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC mode/scrub</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rcvr_enable">Register (<A href=#mod___slcr> slcr </A>)phy_rcvr_enable</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rcvr_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dif_on</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive to IO receiver enable pins when turning it ON. When NOT in powerdown or self-refresh (when CKE=1) this value will be sent to the IOs to control receiver on/off. IOD is the size specified by the IO_DIFEN_SIZE parameter.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dif_off</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive to IO receiver enable pins when turning it OFF. When in powerdown or self-refresh (CKE=0) this value will be sent to the IOs to control receiver on/off. IOD is the size specified by the IO_DIFEN_SIZE parameter. Depending on the IO, one of these signals dif_on or dif_off can be used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rcvr_enable@0XF8006114</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Phy receiver enable register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config0">Register (<A href=#mod___slcr> slcr </A>)PHY_Config0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 0: read data responses are ignored. 1: data slice is valid. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_tx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 0: disable 1: This Slice behaves as Transmitter for board loopback. This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_rx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 0: disable 1: This Slice behaves as Receiver for board loopback. This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 10. 0: PRBS pattern without any shift. 1: PRBS pattern shifted early by 1 bit.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 0: No effect 1: sticky error flag is cleared</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config0@0XF8006118</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config1">Register (<A href=#mod___slcr> slcr </A>)PHY_Config1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800611C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 0: read data responses are ignored. 1: data slice is valid. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_tx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 0: disable 1: This Slice behaves as Transmitter for board loopback. This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_rx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 0: disable 1: This Slice behaves as Receiver for board loopback. This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 10. 0: PRBS pattern without any shift. 1: PRBS pattern shifted early by 1 bit.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 0: No effect 1: sticky error flag is cleared</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config1@0XF800611C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 1.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config2">Register (<A href=#mod___slcr> slcr </A>)PHY_Config2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 0: read data responses are ignored. 1: data slice is valid. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_tx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 0: disable 1: This Slice behaves as Transmitter for board loopback. This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_rx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 0: disable 1: This Slice behaves as Receiver for board loopback. This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 10. 0: PRBS pattern without any shift. 1: PRBS pattern shifted early by 1 bit.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 0: No effect 1: sticky error flag is cleared</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 0: read data responses are ignored. 1: data slice is valid. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_tx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 0: disable 1: This Slice behaves as Transmitter for board loopback. This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_rx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 0: disable 1: This Slice behaves as Receiver for board loopback. This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 10. 0: PRBS pattern without any shift. 1: PRBS pattern shifted early by 1 bit.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 0: No effect 1: sticky error flag is cleared</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config2@0XF8006120</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 2.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config3">Register (<A href=#mod___slcr> slcr </A>)PHY_Config3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 0: read data responses are ignored. 1: data slice is valid. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_tx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 0: disable 1: This Slice behaves as Transmitter for board loopback. This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_rx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 0: disable 1: This Slice behaves as Receiver for board loopback. This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 10. 0: PRBS pattern without any shift. 1: PRBS pattern shifted early by 1 bit.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 0: No effect 1: sticky error flag is cleared</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config3@0XF8006124</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 3.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio0">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800612C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>9c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio0@0XF800612C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio1">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006130</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>9c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio1@0XF8006130</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 1.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio2">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006134</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>9b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26c00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio2@0XF8006134</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>26c00</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 2.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio3">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio3@0XF8006138</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>28800</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 3.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg0">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for read DQS slave DLL with the value of the debug_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg0@0XF8006140</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg1">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006144</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for read DQS slave DLL with the value of the debug_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg1@0XF8006144</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 1.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg2">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006148</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for read DQS slave DLL with the value of the debug_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg2@0XF8006148</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 2.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg3">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800614C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for read DQS slave DLL with the value of the debug_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg3@0XF800614C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 3.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg0">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg0@0XF8006154</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg1">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006158</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg1@0XF8006158</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 1.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg2">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800615C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg2@0XF800615C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 2.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg3">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006160</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>73</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>73</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg3@0XF8006160</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>73</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 3.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg0">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when fifo_we_X_force_mode is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the debug_fifo_we_in_delayX bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when debug_fifo_we_in_forceX is set to 1. R is the number of Ranks supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg0@0XF8006168</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY FIFO write enable configuration for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg1">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800616C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when fifo_we_X_force_mode is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the debug_fifo_we_in_delayX bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when debug_fifo_we_in_forceX is set to 1. R is the number of Ranks supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg1@0XF800616C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY FIFO write enable configuration for data slice 1.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg2">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when fifo_we_X_force_mode is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the debug_fifo_we_in_delayX bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when debug_fifo_we_in_forceX is set to 1. R is the number of Ranks supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg2@0XF8006170</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY FIFO write enable configuration for data slice 2.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg3">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006174</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f7</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when fifo_we_X_force_mode is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the debug_fifo_we_in_delayX bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when debug_fifo_we_in_forceX is set to 1. R is the number of Ranks supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg3@0XF8006174</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f7</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY FIFO write enable configuration for data slice 3.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv0">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800617C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv0@0XF800617C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio config for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv1">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv1@0XF8006180</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio config for data slice 1.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv2">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006184</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bc</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bc</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv2@0XF8006184</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bc</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio config for data slice 2.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv3">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006188</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>b3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>b3</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: 1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv3@0XF8006188</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>b3</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio config for data slice 3.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_64">Register (<A href=#mod___slcr> slcr </A>)reg_64</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_64</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006190</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_loopback</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Loopback testing. 1: enable, 0: disable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bl2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved for future Use.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_at_spd_atpg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: run scan test at slow clock speed but with high coverage 1: run scan test at full clock speed but with less coverage During normal function mode, this port must be set 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable the internal BIST generation and checker logic when this port is set HIGH. Setting this port as 0 will stop the BIST generator/checker. In order to run BIST tests, this port must be set along with reg_phy_loopback.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_force_err</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register bit is used to check that BIST checker is not giving false pass. When this port is set 1, data bit gets inverted before sending out to the external memory and BIST checker must return a mismatch error.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The mode bits select the pattern type generated by the BIST generator. All the patterns are transmitted continuously once enabled. 00: constant pattern (0 repeated on each DQ bit) 01: low freq pattern (00001111 repeated on each DQ bit) 10: PRBS pattern (2^7-1 PRBS pattern repeated on each DQ bit) Each DQ bit always has same data value except when early shifting in PRBS mode is requested 11: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_invert_clkout</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Inverts the polarity of DRAM clock. 0: core clock is passed on to DRAM 1: inverted core clock is passed on to DRAM. Use this when CLK can arrive at a DRAM device ahead of DQS or coincidence with DQS based on boad topology. This effectively delays the CLK to the DRAM device by half -cycle, providing a CLK edge that DQS can align to during leveling.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_all_dq_mpr_rd_resp</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: (default) best for DRAM read responses on only 1 DQ bit; works with reduced accuracy if DRAM provides read response on all bits. (In this mode dq_in[7:0] are OR'd together and dq_in[15:8] are OR'd together.) 1: assume DRAM provides read response on all DQ bits. (In this mode, dq_in[7:0] are OR'd together and dq_in[15:8] are AND'd together.)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_sel_logic</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects one of the two read leveling algorithms.'b0: Select algorithm # 1'b1: Select algorithm # 2 Please refer to Read Data Eye Training section in PHY User Guide for details about the Read Leveling algorithms</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for address/command launch timing in phy_ctrl macro. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for address/command timing slave DLL with the value of the reg_phy_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fe00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for address/command timing slave DLL with this value. This is a bit value, the remaining 2 bits are in register 0x65 bits[19:18].</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_rank0_delays</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay selection 0: Each Rank uses its own delay 1: Rank 0 delays are used for all ranks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_lpddr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:29</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: DDR2 or DDR3. 1: LPDDR2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_cmd_latency</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If set to 1, command comes to phy_ctrl through a flop.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_int_lpbk</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:31</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: enables the PHY internal loopback for DQ,DQS,DM before Ios. By default must be 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_64@0XF8006190</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10040080</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Training control 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_65">Register (<A href=#mod___slcr> slcr </A>)reg_65</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_65</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006194</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_rl_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This delay determines when to select the active rank's ratio logic delay for Write Data and Write DQS slave delay lines after PHY receives a write command at Control Interface. The programmed value must be (Write Latency - 4) with a minimum value of 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_rl_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This delay determines when to select the active rank's ratio logic delay for Read Data and Read DQS slave delay lines after PHY receives a read command at Control Interface. The programmed value must be (Read Latency - 3) with a minimum value of 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dll_lock_diff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3c00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The Maximum number of delay line taps variation allowed while maintaining the master DLL lock. When the PHY is in locked state and the variation on the clock exceeds the variation indicated by the register, the lock signal is deasserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_wr_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Leveling training control. 0: Use register programmed ratio values 1: Use ratio for delay line calculated by write leveling Note: This is a Synchronous dynamic signal that requires timing closure.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_rd_dqs_gate_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read DQS Gate training control. 0: Use register programmed ratio values 1: Use ratio for delay line calculated by DQS gate leveling Note: This is a Synchronous dynamic signal that requires timing closure.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_rd_data_eye_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read Data Eye training control. 0: Use register programmed ratio values 1: Use ratio for delay line calculated by data eye leveling Note: This is a Synchronous dynamic signal that requires timing closure</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dis_calib_rst</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the dll_calib (internally generated) signal from resetting the Read Capture FIFO pointers and portions of phy_data. Note: dll_calib is (i) generated by dfi_ctrl_upd_req or (ii) by the PHY when it detects that the clock frequency variation has exceeded the bounds set by reg_phy_dll_lock_diff or (iii) periodically throughout the leveling process. dll_calib will update the slave DL with PVT-compensated values according to master DLL outputs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg-phy_rd_dqs_slave_force is 1, replace delay/tap value for address/command timing slave DLL with this value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_65@0XF8006194</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1fc82</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Training control 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="page_mask">Register (<A href=#mod___slcr> slcr </A>)page_mask</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>page_mask</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006204</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_page_addr_mask</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Set this register based on the value programmed on the reg_ddrc_addrmap_* registers. Set the Column address bits to 0. Set the Page and Bank address bits to 1. This is used for calculating page_match inside the slave modules in Arbiter. The page_match is considered during the arbitration process. This mask applies to 64-bit address and not byte address. Setting this value to 0 disables transaction prioritization based on page/bank match.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>page_mask@0XF8006204</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Page mask</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port0">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006208</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_rmw_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FEATURE NOT SUPPORTED. Only 16-bit data aligned transfers allowed when ECC is used. All commands issued as Writes. No RMW support. Disable RMW command generated for this Port 1 - Disable RMW feature 0 - Enable RMW feature When Enabled and ECC mode is set all Write command generated by this port will be RMW.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port0@0XF8006208</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>803ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port1">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800620C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_rmw_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FEATURE NOT SUPPORTED. Only 16-bit data aligned transfers allowed when ECC is used. All commands issued as Writes. No RMW support. Disable RMW command generated for this Port 1 - Disable RMW feature 0 - Enable RMW feature When Enabled and ECC mode is set all Write command generated by this port will be RMW.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port1@0XF800620C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>803ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 1.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port2">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006210</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_rmw_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FEATURE NOT SUPPORTED. Only 16-bit data aligned transfers allowed when ECC is used. All commands issued as Writes. No RMW support. Disable RMW command generated for this Port 1 - Disable RMW feature 0 - Enable RMW feature When Enabled and ECC mode is set all Write command generated by this port will be RMW.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port2@0XF8006210</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>803ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 2.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port3">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006214</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_rmw_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FEATURE NOT SUPPORTED. Only 16-bit data aligned transfers allowed when ECC is used. All commands issued as Writes. No RMW support. Disable RMW command generated for this Port 1 - Disable RMW feature 0 - Enable RMW feature When Enabled and ECC mode is set all Write command generated by this port will be RMW.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port3@0XF8006214</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>803ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 3.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port0">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006218</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port0@0XF8006218</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port1">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800621C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port1@0XF800621C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 1.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port2">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006220</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port2@0XF8006220</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 2.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port3">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006224</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port3@0XF8006224</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 3.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl0">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpddr2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: DDR2 or DDR3 in use. 1: LPDDR2 in Use.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_per_bank_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0:All bank refresh Per bank refresh allows traffic to flow to other banks. 1:Per bank refresh Per bank refresh is not supported on all LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_derate_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Timing parameter derating is disabled. 1: Timing parameter derating is enabled using MR4 read value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr4_margin</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UNUSED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl0@0XF80062A8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff7</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl1">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr4_read_interval</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Interval between two MR4 reads, USED to derate the timing parameters.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl1@0XF80062AC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl2">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_min_stable_clock_x1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time to wait after the first CKE high, tINIT2. Units: 1 clock cycle. LPDDR2 typically requires 5 x tCK delay.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_idle_after_reset_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>120</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Idle time after the reset command, tINIT4. Units: 32 clock cycles.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_mrw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time to wait during load mode register writes. Present only in designs configured to support LPDDR2. LPDDR2 typically requires value of 5.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl2@0XF80062B0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>5125</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl3">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_max_auto_init_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>a8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maximum duration of the auto initialization, tINIT5. Units: 1024 clock cycles. LPDDR2 typically requires 10 us.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dev_zqinit_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ZQ initial calibration, tZQINIT. Units: 32 clock cycles. LPDDR2 typically requires 1 us.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl3@0XF80062B4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12a8</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>POLL ON DCI STATUS</H1>
+<H2><a name="DDRIOB_DCI_STATUS">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B74</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DONE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI done signal</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_STATUS@0XF8000B74</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UNLOCK DDR</H1>
+<H2><a name="ddrc_ctrl">Register (<A href=#mod___slcr> slcr </A>)ddrc_ctrl</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_ctrl</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_soft_rstb</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Active low soft reset. Update during normal operation. 0: Resets the controller 1: Takes the controller out of reset. Dynamic Bit Field. Note: Software changes DRAM controller register values only when the controller is in the reset state, except for bit fields that can be dymanically updated.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_powerdown_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller power down control. Update during normal operation. Enable the controller to powerdown after it becomes idle. Dynamic Bit Field. 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_data_bus_width</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR bus width control 00: 32-bit 01: 16-bit 1x: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burst8_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Refresh timeout. Programmed value plus one will be the number of refresh timeouts that will be allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes; therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for burst_of_N_refresh slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes. 0: single refresh 1: burst-of-2 ... 7: burst-of-8 refresh</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rdwr_idle_gap</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When the preferred transaction store is empty for this many clock cycles, switch to the alternate transaction store if it is non-empty. The read transaction store (both high and low priority) is the default preferred transaction store and the write transaction store is the alternate store. When 'Prefer write over read' is set this is reversed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_rd_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting read bypass. For Debug only. 0: Do not disable bypass path for high priority read page hits. 1: disable bypass path for high priority read page hits.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_act_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting activate bypass. For Debug only. 0: Do not disable bypass path for high priority read activates. 1: disable bypass path for high priority read activates.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_auto_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable auto-refresh. 0: do not disable auto-refresh. 1: disable auto-refresh. Dynamic Bit Field. Note: When this transitions from 0 to 1, any pending refreshes will be immediately scheduled by the controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ddrc_ctrl@0XF8006000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>81</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRC Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK DDR STATUS</H1>
+<H2><a name="mode_sts_reg">Register (<A href=#mod___slcr> slcr </A>)mode_sts_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>mode_sts_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006054</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_operating_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gives the status of the controller. 0: DDRC Init 1: Normal operation 2: Power-down mode 3: Self-refresh mode 4 and above: deep power down mode (LPDDR2 only)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>mode_sts_reg@0XF8006054</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_mio_init_data_2_0">ps7_mio_init_data_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_ADDR0">
+DDRIOB_ADDR0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Address 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_ADDR1">
+DDRIOB_ADDR1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B44</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Address 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA0">
+DDRIOB_DATA0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Data 15:0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA1">
+DDRIOB_DATA1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Data 31:16</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF0">
+DDRIOB_DIFF0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for DQS 1:0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF1">
+DDRIOB_DIFF1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for DQS 3:2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_CLOCK">
+DDRIOB_CLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B58</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Clock Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_ADDR">
+DDRIOB_DRIVE_SLEW_ADDR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B5C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Slew for Address</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_DATA">
+DDRIOB_DRIVE_SLEW_DATA
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Slew for Data</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_DIFF">
+DDRIOB_DRIVE_SLEW_DIFF
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B64</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Slew for Diff</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_CLOCK">
+DDRIOB_DRIVE_SLEW_CLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B68</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Slew for Clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DDR_CTRL">
+DDRIOB_DDR_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B6C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Buffer Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DCI_CTRL">
+DDRIOB_DCI_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DCI_CTRL">
+DDRIOB_DCI_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DCI_CTRL">
+DDRIOB_DCI_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_00">
+MIO_PIN_00
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000700</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 0 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_01">
+MIO_PIN_01
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000704</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 1 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_02">
+MIO_PIN_02
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000708</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 2 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_03">
+MIO_PIN_03
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800070C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 3 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_04">
+MIO_PIN_04
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000710</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 4 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_05">
+MIO_PIN_05
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000714</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 5 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_06">
+MIO_PIN_06
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000718</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 6 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_07">
+MIO_PIN_07
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800071C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 7 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_08">
+MIO_PIN_08
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000720</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 8 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_09">
+MIO_PIN_09
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000724</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 9 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_10">
+MIO_PIN_10
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000728</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 10 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_11">
+MIO_PIN_11
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800072C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 11 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_12">
+MIO_PIN_12
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000730</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 12 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_13">
+MIO_PIN_13
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000734</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 13 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_14">
+MIO_PIN_14
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000738</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 14 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_15">
+MIO_PIN_15
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800073C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 15 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_16">
+MIO_PIN_16
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000740</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 16 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_17">
+MIO_PIN_17
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000744</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 17 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_18">
+MIO_PIN_18
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000748</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 18 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_19">
+MIO_PIN_19
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800074C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 19 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_20">
+MIO_PIN_20
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000750</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 20 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_21">
+MIO_PIN_21
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000754</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 21 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_22">
+MIO_PIN_22
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000758</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 22 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_23">
+MIO_PIN_23
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800075C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 23 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_24">
+MIO_PIN_24
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000760</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 24 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_25">
+MIO_PIN_25
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000764</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 25 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_26">
+MIO_PIN_26
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000768</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 26 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_27">
+MIO_PIN_27
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800076C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 27 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_28">
+MIO_PIN_28
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000770</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 28 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_29">
+MIO_PIN_29
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000774</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 29 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_30">
+MIO_PIN_30
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000778</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 30 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_31">
+MIO_PIN_31
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800077C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 31 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_32">
+MIO_PIN_32
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000780</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 32 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_33">
+MIO_PIN_33
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000784</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 33 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_34">
+MIO_PIN_34
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000788</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 34 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_35">
+MIO_PIN_35
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800078C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 35 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_36">
+MIO_PIN_36
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000790</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 36 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_37">
+MIO_PIN_37
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000794</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 37 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_38">
+MIO_PIN_38
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000798</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 38 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_39">
+MIO_PIN_39
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800079C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 39 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_40">
+MIO_PIN_40
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 40 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_41">
+MIO_PIN_41
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 41 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_42">
+MIO_PIN_42
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 42 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_43">
+MIO_PIN_43
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 43 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_44">
+MIO_PIN_44
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 44 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_45">
+MIO_PIN_45
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 45 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_46">
+MIO_PIN_46
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 46 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_47">
+MIO_PIN_47
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007BC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 47 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_48">
+MIO_PIN_48
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 48 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_49">
+MIO_PIN_49
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 49 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_50">
+MIO_PIN_50
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 50 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_51">
+MIO_PIN_51
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007CC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 51 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_52">
+MIO_PIN_52
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 52 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_53">
+MIO_PIN_53
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Pin 53 Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SD0_WP_CD_SEL">
+SD0_WP_CD_SEL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000830</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO 0 WP CD select</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_mio_init_data_2_0">ps7_mio_init_data_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the unlock key value of 0xDF0D, the write protection mode is disabled. All registers defined in SLCR are writeable until locked again through the SLCR_LOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>OCM REMAPPING</H1>
+<H1>DDRIOB SETTINGS</H1>
+<H2><a name="DDRIOB_ADDR0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_ADDR0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_ADDR0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0: low power mode. 1: high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00: Input off, reads 0. 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00: DCI Disabled 01: DCI Drive (HSTL12_DCI) 10: reserved 11: DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_ADDR0@0XF8000B40</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Address 0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_ADDR1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_ADDR1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_ADDR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B44</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0: low power mode. 1: high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00: Input off, reads 0. 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00: DCI Disabled 01: DCI Drive (HSTL12_DCI) 10: reserved 11: DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_ADDR1@0XF8000B44</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Address 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DATA0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0: low power mode. 1: high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00: Input off, reads 0. 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00: DCI Disabled 01: DCI Drive (HSTL12_DCI) 10: reserved 11: DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA0@0XF8000B48</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>672</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Data 15:0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DATA1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0: low power mode. 1: high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00: Input off, reads 0. 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00: DCI Disabled 01: DCI Drive (HSTL12_DCI) 10: reserved 11: DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA1@0XF8000B4C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>672</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Data 31:16</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0: low power mode. 1: high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00: Input off, reads 0. 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00: DCI Disabled 01: DCI Drive (HSTL12_DCI) 10: reserved 11: DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF0@0XF8000B50</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>674</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for DQS 1:0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0: low power mode. 1: high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00: Input off, reads 0. 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00: DCI Disabled 01: DCI Drive (HSTL12_DCI) 10: reserved 11: DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF1@0XF8000B54</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>674</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for DQS 3:2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_CLOCK">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_CLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_CLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B58</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0: low power mode. 1: high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00: Input off, reads 0. 01: Vref based differential receiver for SSTL, HSTL. 10: Differential input receiver. 11: LVCMOS receiver.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00: DCI Disabled 01: DCI Drive (HSTL12_DCI) 10: reserved 11: DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00: ibuf 01 and 10: reserved 11: obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0: no pullup 1: pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_CLOCK@0XF8000B58</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Clock Output</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_ADDR">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_ADDR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_ADDR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B5C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO drive strength for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO drive strength for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO slew rate for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>180000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO slew rate for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Test Control 000: Normal Operation 001 to 111: Test Mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Program the rterm</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_ADDR@0XF8000B5C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>18c068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Slew for Address</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_DATA">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_DATA</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_DATA</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO drive strength for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO drive strength for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO slew rate for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO slew rate for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Test Control 000: Normal Operation 001 to 111: Test Mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Program the rterm</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_DATA@0XF8000B60</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f98068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Slew for Data</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_DIFF">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_DIFF</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_DIFF</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B64</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO drive strength for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO drive strength for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO slew rate for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO slew rate for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Test Control 000: Normal Operation 001 to 111: Test Mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Program the rterm</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_DIFF@0XF8000B64</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f98068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Slew for Diff</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_CLOCK">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_CLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_CLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B68</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO drive strength for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO drive strength for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO slew rate for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIO slew rate for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Test Control 000: Normal Operation 001 to 111: Test Mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Program the rterm</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_CLOCK@0XF8000B68</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f98068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Slew for Clock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DDR_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DDR_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DDR_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B6C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_INT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables VREF internal generator</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1e</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB Vref generator output: 0001: VREF = 0.6V for LPDDR2 with 1.2V IO 0100: VREF = 0.75V for DDR3 with 1.5V IO 1000: VREF = 0.90V for DDR2 with 1.8V IO</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_EXT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables External VREF input x0: Disable External VREF for lower 16 bits x1: Enable External VREF for lower 16 bits 0x: Disable External VREF for upper 16 bits 1X: Enable External VREF for upper 16 bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables VREF pull-up resistors x0: Disable VREF pull-up for lower 16 bits x1: Enable VREF pull-up for lower 16 bits 0x: Disable VREF pull-up for upper 16 bits 1x: Enable VREF pull-up for upper 16 bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>REFIO_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables VRP,VRN 0: VRP/VRN not used 1: VRP/VRN used as refio</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>REFIO_TEST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable test mode for VRP and VRN: 00: VRP/VRN test mode not used 11: VRP/VRN test mode enabled using vref based receiver. VRP/VRN control is set using the VRN_OUT, VRP_OUT, VRN_TRI, VRP_TRI fields in the DDRIOB_DCI_CTRL register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>REFIO_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables VRP,VRN pull-up resistors 0: no pull-up 1: enable pull-up</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRST_B_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables pull-up resistors 0: no pull-up 1: enable pull-up</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CKE_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables pull-up resistors 0: no pull-up 1: enable pull-up</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DDR_CTRL@0XF8000B6C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>260</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Buffer Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="DDRIOB_DCI_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>At least toggle once to initialise flops in DCI system</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRN_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRN output value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_CTRL@0XF8000B70</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>21</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>21</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="DDRIOB_DCI_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>At least toggle once to initialise flops in DCI system</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRN_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRN output value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_CTRL@0XF8000B70</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>21</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DCI_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>At least toggle once to initialise flops in DCI system</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 if any iob's use a terminate type, or if dci test block used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRP_TRI</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRP tristate value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRN_TRI</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRN tristate value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRP_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRP output value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRN_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRN output value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NREF_OPT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NREF_OPT2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>700</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NREF_OPT4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PREF_OPT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PREF_OPT2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UPDATE_CONTROL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INIT_COMPLETE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>test Internal to IO bank</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TST_CLK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Emulate DCI clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TST_HLN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Emulate comparator output (VRN)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TST_HLP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Emulate comparator output (VRP)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TST_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Emulate Reset</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INT_DCI_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Need explanation here</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_CTRL@0XF8000B70</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>823</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MIO PROGRAMMING</H1>
+<H2><a name="MIO_PIN_00">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_00</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_00</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000700</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high. 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 chip select</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Chip Select 0 10: NAND Flash Chip Select 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 0 (bank 0) others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select IO Buffer Edge Rate, applicable when IO_Type= LVCMOS18, LVCMOS25 or LVCMOS33. 0: Slow CMOS edge 1: Fast CMOS edge</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Select the IO Buffer Type. 000: LVTTL 001: LVCMOS18 010: LVCMOS25 011, 101, 110, 111: LVCMOS33 100: HSTL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables pull-up on IO Buffer pin 0: disable 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable HSTL Input Buffer to save power when it is an output-only (IO_Type must be HSTL). 0: enable 1: disable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_00@0XF8000700</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 0 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_01">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_01</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_01</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000704</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 Chip Select</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM Address Bit 25 10: SRAM/NOR Chip Select 1 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 1 (bank 0) others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_01@0XF8000704</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 1 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_02">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_02</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_02</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000708</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 IO Bit 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 8</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: NAND Flash ALEn 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 2 (bank 0) others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_02@0XF8000708</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 2 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_03">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_03</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_03</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800070C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 IO Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 9</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data bit 0 10: NAND WE_B output 11: SDIO 1 Card Power output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 3 (bank 0) others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_03@0XF800070C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 3 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_04">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_04</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_04</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000710</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 IO Bit 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 10</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 1 10: NAND Flash IO Bit 2 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 4 (bank 0) others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_04@0XF8000710</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 4 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_05">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_05</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_05</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000714</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 IO Bit 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 11</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 2 10: NAND Flash IO Bit 0 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 5 (bank 0) others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_05@0XF8000714</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 5 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_06">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_06</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_06</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000718</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 0 Clock Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 12</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 3 10: NAND Flash IO Bit 1 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 6 (bank 0) others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_06@0XF8000718</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 6 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_07">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_07</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_07</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800071C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 13</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR OE_B 10: NAND Flash CLE_B 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 7 Output-only (bank 0) others: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_07@0XF800071C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 7 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_08">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_08</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_08</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000720</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI Feedback Output Clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 14</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR WE_B 10: NAND Flash RD_B 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 8 Output-only (bank 0) 001: CAN 1 Tx 010: sram, Output, smc_sram_bls_b 011 to 110: reserved 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_08@0XF8000720</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 8 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_09">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_09</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_09</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000724</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 Flash Memory Clock Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 15</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 6 10: NAND Flash IO Bit 4 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 9 (bank 0) 001: CAN 1 Rx 010 to 110: reserved 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_09@0XF8000724</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 9 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_10">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_10</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000728</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 IO Bit 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 7 10: NAND Flash IO Bit 5 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 10 (bank 0) 001: CAN 0 Rx 010: I2C 0 Serial Clock 011: PJTAG TDI 100: SDIO 1 IO Bit 0 101: SPI 1 MOSI 110: reserved 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_10@0XF8000728</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 10 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_11">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_11</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_11</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800072C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 IO Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 4 10: NAND Flash IO Bit 6 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 11 (bank 0) 001: CAN 0 Tx 010: I2C Serial Data 011: PJTAG TDO 100: SDIO 1 Command 101: SPI 1 MISO 110: reserved 111: UART 0 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_11@0XF800072C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 11 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_12">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_12</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000730</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 IO Bit 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Clock output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Wait 10: NAND Flash IO Bit 7 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 12 (bank 0) 001: CAN 1 Tx 010: I2C 1 Serial Clock 011: PJTAG TCK 100: SDIO 1 Clock 101: SPI 1 Serial Clock 110: reserved 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_12@0XF8000730</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 12 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_13">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_13</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_13</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000734</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Quad SPI 1 IO Bit 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Control Signal output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Data Bit 5 10: NAND Flash IO Bit 3 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 13 (bank 0) 001: CAN 1 Rx 010: I2C 1 Serial Data 011: PJTAG TMS 100: SDIO 1 IO Bit 1 101: SPI 1 Slave Select 0 110: reserved 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_13@0XF8000734</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 13 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_14">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_14</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_14</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000738</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: NAND Flash Busy 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 14 (bank 0) 001: CAN 0 Rx 010: I2C 0 Serial Clock 011: SWDT Clock Input 100: SDIO 1 IO Bit 2 101: SPI 1 slave select 1 110: reserved 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_14@0XF8000738</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 14 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_15">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_15</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_15</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800073C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 0 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 15 (bank 0) 001: CAN 0 Tx 010: I2C 0 Serial Data 011: SWDT Reset Out 100: SDIO 1 IO Bit 3 101: SPI 1 Slave Select 2 110: reserved 111: UART 0 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_15@0XF800073C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 15 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_16">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_16</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_16</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000740</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII Tx Clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 1 10: NAND Flash IO Bit 8 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 16 (bank 0) 001: CAN 1 Tx 010: I2C 1 Serial Clock 011: reserved 100: SDIO 0 Clock 101: SPI 0 Serial Clock 110: TTC 1 Wave Output 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_16@0XF8000740</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 16 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_17">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_17</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_17</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000744</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII TxD Bit 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 5</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 2 10: NAND Flash IO Bit 9 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 17 (bank 0) 001: CAN 1 Rx 010: I2C 1 Serial Data 011: reserved 100: SDIO 0 Command 101: SPI 0 MISO 110 TTC 1 Clock Input 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_17@0XF8000744</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 17 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_18">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_18</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_18</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000748</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII TxD Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 6</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 3 10: NAND Flash IO Bit 10 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 18 (bank 0) 001: CAN 0 Rx 010: I2C 0 Serial Clock 011: reserved 100: SDIO 0 IO Bit 0 101: SPI 0 Slave Select 0 110: TTC 0 Wave Out 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_18@0XF8000748</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 18 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_19">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_19</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_19</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800074C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII TxD Bit 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 7</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 4 10: NAND Flash IO Bit 11 111: SDIO 1 Power Control Output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 19 (bank 0) 001: CAN 0 Tx 010: I2C 0 Serial Data 011: reserved 100: SDIO 0 IO Bit 1 101: SPI 0 Slave Select 1 Output 110: TTC 0 Clock Input 111: UART 0 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_19@0XF800074C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 19 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_20">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_20</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_20</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000750</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII TxD Bit 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 5 10: NAND Flash IO Bit 12 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 20 (bank 0) 001: CAN 1 Tx 010: I2C 1 Serial Clock 011: reserved 100: SDIO 0 IO Bit 2 101: SPI 0 Slave Select 2 110: reserved 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_20@0XF8000750</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 20 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_21">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_21</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_21</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000754</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII Tx Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 6 10: NAND Flash IO Bit 13 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 21 (bank 0) 001: CAN 1 Rx 010: I2C 1 Serial Data 011: reserved 100: SDIO 0 IO Bit 3 101: SPI 0 MOSI 110: reserved 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_21@0XF8000754</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 21 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_22">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_22</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_22</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000758</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII Rx Clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 7 10: NAND Flash IO Bit 14 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 22 (bank 0) 001: CAN 0 Rx 010: I2C 0 Serial Clock 011: PJTAG TDI 100: SDIO 1 IO Bit 0 101: SPI 1 MOSI 110: reserved 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_22@0XF8000758</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 22 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_23">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_23</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_23</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800075C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII RxD 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 8 10: NAND Flash IO Bit 15 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 23 (bank 0) 001: CAN 0 Tx 010: I2C 0 Serial Data 011: PJTAG TDO 100: SDIO 1 Command 101: SPI 1 MISO 110: reserved 111: UART 0 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_23@0XF800075C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 23 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_24">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_24</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_24</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000760</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII RxD Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Clock output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 9 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 24 (bank 0) 001: CAN 1 Tx 010: I2C 1 Serial Clock 011: PJTAG TCK 100: SDIO 1 Clock 101: SPI 1 serial clock 110: reserved 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_24@0XF8000760</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 24 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_25">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_25</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_25</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000764</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII RxD Bit2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Control Signal output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 10 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 25 (bank 0) 001: CAN 1 Rx 010: I2C 1 Serial Data 011: PJTAG TMS 100: SDIO 1 IO Bit 1 101: SPI 1 Slave Select 0 110: reserved 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_25@0XF8000764</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 25 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_26">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_26</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_26</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000768</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII RxD Bit 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 11 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 26 (bank 0) 001: CAN 0 Rx 010: I2C 0 Serial Clock 011: SWDT Clock Input 100: SDIO 1 IO Bit 2 101: SPI 1 Slave Select 1 110: reserved 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_26@0XF8000768</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 26 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_27">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_27</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_27</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800076C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 0 RGMII Rx Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: Trace Port Data Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 12 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 27 (bank 0) 001: CAN 0 Tx 010: I2C 0 Serial Data 011: SWDT Reset Out 100: SDIO 1 IO Bit 3 101: SPI 1 Slave Select 2 110: reserved 111: UART 0 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_27@0XF800076C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 27 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_28">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_28</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_28</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000770</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII Tx Clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 13 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 28 (bank 0) 001: CAN 1 Tx 010: I2C 1 Serial Clock 011: reserved 100: SDIO 0 Clock 101: SPI 0 Serial Clock 110: TTC 1 Wave Out 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_28@0XF8000770</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 28 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_29">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_29</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_29</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000774</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII TxD Bit 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Direction</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 14 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 29 (bank 0) 001: CAN 1 Rx 010: I2C 1 Serial Data 011: reserved 100: SDIO 0 Command 101: SPI 0 MISO 110: TTC 1 Clock Input 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_29@0XF8000774</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1305</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 29 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_30">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_30</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_30</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000778</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII TxD Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Stop</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 15 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 30 (bank 0) 001: CAN 0 Rx 010: I2C 0 Serial Clock 011: reserved 100: SDIO 0 IO Bit 0 101: SPI 0 Slave Select 0 110: TTC 0 Wave Out 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_30@0XF8000778</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 30 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_31">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_31</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_31</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800077C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII TxD Bit 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Next</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 16 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 31 (bank 0) 001: CAN 0 Tx 010: I2C 0 Serial Data 011: reserved 100: SDIO 0 IO Bit 1 101: SPI 0 Slave Select 1 110: TTC 0 Clock Intput 111: UART 0 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_31@0XF800077C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1305</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 31 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_32">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_32</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000780</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII TxD Bit 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 17 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 32 (bank 1) 001: CAN 1 Tx 010: I2C 1 Serial Clock 011: reserved 100: SDIO 0 IO Bit 2 101: SPI 0 Slave Select 2 110: reserved 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_32@0XF8000780</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 32 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_33">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_33</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_33</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000784</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII Tx Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 18 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 33 (Bank 1) 001: CAN 1 Rx 010: I2C 1 Serial Data 011: reserved 100: SDIO 0 IO Bit 3 101: SPI 0 MOSI 110: reserved 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_33@0XF8000784</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 33 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_34">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_34</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_34</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000788</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII Rx Clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 19 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 34 (bank 1) 001: CAN 0 Rx 010: I2C 0 Serial Clock 011: PJTAG TDI 100: SDIO 1 IO Bit 0 110: reserved 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_34@0XF8000788</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 34 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_35">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_35</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800078C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII RxD data Bit 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 20 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 35 (bank 1) 001: CAN 0 Tx 010: I2C 0 Serial Data 011: PJTAG TDO 100: SDIO 1 Command 101: SPI 1 Command 110: reserved 111: UART 0 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_35@0XF800078C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 35 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_36">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_36</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_36</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000790</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII Data Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 21 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 36 (bank 1) 001: CAN 1 Tx 010: I2C 1 Serial Clock 011: PJTAG TCK 100: SDIO 1 Clock 101: SPI 1 Clock 110: reserved 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_36@0XF8000790</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1305</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 36 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_37">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_37</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_37</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000794</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 5</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 22 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 37 (bank 1) 001: CAN 1 Rx 010: I2C 1 Serial Data 011: PJTAG TMS+H2129 100: SDIO 1 IO Bit 1 101: SPI 1 Slave Select 0 110: reserved 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_37@0XF8000794</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 37 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_38">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_38</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_38</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000798</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII RxD Data Bit 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 6</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 23 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 38 (bank 1) 001: CAN 0 Rx 010: I2C 0 Serial Clock 011: SWDT Clock In 100: SDIO 1 IO Bit 2 101: SPI 1 Slave Select 1 110: reserved 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_38@0XF8000798</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 38 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_39">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_39</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_39</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800079C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: Ethernet 1 RGMII Rx Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 0 ULPI Data Bit 7</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: SRAM/NOR Address Bit 24 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 39 (bank 1) 001: CAN 0 Tx 010: I2C 0 Serial Data 011: SWDT Reset Out 100: SDIO 1 IO Bit 3 101: SPI 1 Slave Select 2 110: reserved 111: UART 0 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_39@0XF800079C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 39 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_40">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_40</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 40 (bank 1) 001: CAN 1 Tx 010: I2C 1 Serial Clock 011: reserved 100: SDIO 0 Clock 101: SPI 0 Serial Clock 110: TTC 1 Wave Out 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_40@0XF80007A0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 40 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_41">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_41</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_41</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Direction</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 41 (bank 1) 001: CAN 1 Rx 010: I2C 1 Serial Data 011: reserved 100: SDIO 0 Command 101: SPI 0 MISO 110: TTC 1 Clock Input 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_41@0XF80007A4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 41 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_42">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_42</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_42</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Stop</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 42 (bank 1) 001: CAN 0 Rx 010: I2C0 Serial Clock 011: reserved 100: SDIO 0 IO Bit 0 101: SPI 0 Data Bit 0 110: TTC 0 Wave Out 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_42@0XF80007A8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 42 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_43">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_43</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_43</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Next</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 43 (bank 1) 001: CAN 0 Tx 010: I2C 0 Serial Data 011: reserved 100: SDIO 0 IO Bit 1 101: SPI 0 Slave Select 1 110: TTC 0 Clock Intput 111: UART 0 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_43@0XF80007AC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 43 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_44">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_44</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_44</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 44 (bank 1) 001: CAN 1 Tx 010: I2C Serial Clock 011: reserved 100 SDIO 0 IO Bit 2 101: SPI 0 Slave Select 2 110: reserved 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_44@0XF80007B0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 44 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_45">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_45</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_45</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 45 (bank 1) 001: CAN 1 Rx 010: I2C 1 Serial Data 011: reserved 100: SDIO 0 IO Bit 3 101: SPI 0 Data Bit 3 110: reserved 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_45@0XF80007B4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 45 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_46">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_46</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_46</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 46 (bank 1) 001: CAN 0 Rx 010: I2C 0 Serial Clock 011: PJTAG TDI 100: SDIO 1 IO Bit 0 101: SPI 1 MOSI 110: reserved 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_46@0XF80007B8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 46 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_47">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_47</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_47</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007BC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_47@0XF80007BC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f01</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1201</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 47 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_48">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_48</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_48</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 48 (bank 1) 001: CAN 1 Tx 010: I2C 1 Serial Clock 011: PJTAG TCK 100: SDIO 1 Clock 101: SPI 1 Serial Clock 110: reserved 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_48@0XF80007C0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12e0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 48 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_49">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_49</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_49</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 5</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 49 (bank 1) 001: CAN 1 Rx 010: I2C Serial Data 011: PJTAG TMS 100: SDIO 1 IO Bit 1 101: SPI 1 Select 0 110: reserved 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_49@0XF80007C4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12e1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 49 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_50">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_50</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_50</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 6</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 50 (bank 1) 001: Can 0 Rx 010: I2C 0 Serial Clock 011: SWDT Clock Input 100: SDIO 1 IO Bit 2 101: SPI 1 Slave Select 1 110: reserved 111: UART 0 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_50@0XF80007C8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 50 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_51">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_51</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_51</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007CC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: USB 1 ULPI Data Bit 7</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 51 (bank 1) 001: CAN 0 Tx 010: I2C 0 Serial Data 011: SWDT Reset Output 100: SDIO 1 IO Bit 3 101: SPI 1 Slave Select 1 110: reserved 111: UART 0 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_51@0XF80007CC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 51 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_52">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_52</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_52</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 0 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 52 (bank 1) 001: CAN 1 Tx 010: I2C 1 Serial Clock 011: SWDT Clock Input 100: MDIO 0 Clock 101: MDIO 1 Clock 110: reserved 111: UART 1 TxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_52@0XF80007D0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 52 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_53">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_53</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_53</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[TRI_ENABLE]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0: Level 1 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0: Level 2 Mux 1: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 00: Level 3 Mux 01: reserved 10: reserved 11: SDIO 1 Power Control output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 000: GPIO 53 (bank 1) 001: CAN 1 Rx 010: I2C 1 Serial Data 011: SWDT Reset Output 100: MDIO 0 Data 101: MDIO 1 Data 110: reserved 111: UART 1 RxD</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[Speed]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[IO_Type]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[PULL_UP]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operates the same as MIO_PIN_00[DisableRcvr]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_53@0XF80007D4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Pin 53 Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="SD0_WP_CD_SEL">Register (<A href=#mod___slcr> slcr </A>)SD0_WP_CD_SEL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SD0_WP_CD_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000830</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDIO0_WP_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>37</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>37</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO 0 WP Select. Values 53:0 select MIO input (any pin except 7 and 8) Values 63:54 select EMIO input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDIO0_CD_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2f0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO 0 CD Select. Values 53:0 select MIO input (any pin except bits 7 and 8) Values 63:54 select EMIO input</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SD0_WP_CD_SEL@0XF8000830</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f003f</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2f0037</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SDIO 0 WP CD select</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the lock key value of 0x767B, the write protection mode is enabled. All registers defined in SLCR are write protected until unlocked again through the SLCR_UNLOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_peripherals_init_data_2_0">ps7_peripherals_init_data_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA0">
+DDRIOB_DATA0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Data 15:0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA1">
+DDRIOB_DATA1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for Data 31:16</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF0">
+DDRIOB_DIFF0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for DQS 1:0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF1">
+DDRIOB_DIFF1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR IOB Config for DQS 3:2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Baud_rate_divider_reg0">
+Baud_rate_divider_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>baud rate divider register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Baud_rate_gen_reg0">
+Baud_rate_gen_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Baud rate divider register.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Control_reg0">
+Control_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART Control register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#mode_reg0">
+mode_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART Mode register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Config_reg">
+Config_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000D000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SPI configuration register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CTRL">
+CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8007000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Control Register : This register defines basic control registers. Some of the register bits can be locked by control bits in the LOCK Register 0x004.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DIRM_1">
+DIRM_1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A244</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Direction mode (GPIO Bank1, MIO)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MASK_DATA_1_LSW">
+MASK_DATA_1_LSW
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#OEN_1">
+OEN_1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A248</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Output enable (GPIO Bank1, MIO)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MASK_DATA_1_LSW">
+MASK_DATA_1_LSW
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MASK_DATA_1_LSW">
+MASK_DATA_1_LSW
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_peripherals_init_data_2_0">ps7_peripherals_init_data_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the unlock key value of 0xDF0D, the write protection mode is disabled. All registers defined in SLCR are writeable until locked again through the SLCR_LOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DDR TERM/IBUF_DISABLE_MODE SETTINGS</H1>
+<H2><a name="DDRIOB_DATA0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA0@0XF8000B48</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Data 15:0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DATA1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA1@0XF8000B4C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for Data 31:16</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF0@0XF8000B50</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for DQS 1:0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0: ibuf is enabled 1: use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0: termination enabled 1: use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF1@0XF8000B54</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR IOB Config for DQS 3:2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the lock key value of 0x767B, the write protection mode is enabled. All registers defined in SLCR are write protected until unlocked again through the SLCR_UNLOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>SRAM/NOR SET OPMODE</H1>
+<H1>UART REGISTERS</H1>
+<H2><a name="Baud_rate_divider_reg0">Register (<A href=#mod___slcr> slcr </A>)Baud_rate_divider_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Baud_rate_divider_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>BDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Baud rate divider value: 0 - 3: ignored 4 - 255: Baud rate</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Baud_rate_divider_reg0@0XE0001034</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>baud rate divider register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="Baud_rate_gen_reg0">Register (<A href=#mod___slcr> slcr </A>)Baud_rate_gen_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Baud_rate_gen_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CD</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Baud Rate Clock Divisor Value: 0: Disables baud_sample 1: Clock divisor bypass 2 - 65535: baud_sample value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Baud_rate_gen_reg0@0XE0001018</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Baud rate divider register.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="Control_reg0">Register (<A href=#mod___slcr> slcr </A>)Control_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Control_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STPBRK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Stop transmitter break: 0: start break transmission, 1: stop break transmission.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STTBRK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Start transmitter break: 0: 1: start to transmit a break. Can only be set if STPBRK (Stop transmitter break) is not high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RSTTO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Restart receiver timeout counter: 0: receiver timeout counter disabled, 1: receiver timeout counter is restarted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TXDIS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Transmit disable: 0: enable transmitter, 0: disable transmitter</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TXEN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Transmit enable: 0: disable transmitter, 1: enable transmitter, provided the TXDIS field is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RXDIS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Receive disable: 0: disable, 1: enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RXEN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Receive enable: 0: disable, 1: enable. When set to one, the receiver logic is enabled, provided the RXDIS field is set to zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TXRES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Software reset for Tx data path: 0: 1: transmitter logic is reset and all pending transmitter data is discarded self clear</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RXRES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Software reset for Rx data path: 0: 1: receiver logic is reset and all pending receiver data is discarded self clear</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Control_reg0@0XE0001000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>17</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>UART Control register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="mode_reg0">Register (<A href=#mod___slcr> slcr </A>)mode_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>mode_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IRMODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable IrDA mode: 0: Default UART mode 1: Enable IrDA mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UCLKEN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External uart_clk source select: 0: APB clock, pclk 1: a user-defined clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHMODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>300</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Channel mode: 00: normal 01: automatic cho 10: local loopback 11: remote loopback</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NBSTOP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of stop bits: 00: 1 stop bit 01: 1.5 stop bits 10: 2 stop bits 11: reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>38</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Parity type select: 000: even parity 001: odd parity 010: forced to 0 parity (space) 011: forced to 1 parity (mark) 1xx: no parity</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Character length select: 11: 6 bits 10: 7 bits 0x: 8 bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock source select: 0: clock source is uart_clk 1: clock source is uart_clk/8</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>mode_reg0@0XE0001004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>UART Mode register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>QSPI REGISTERS</H1>
+<H2><a name="Config_reg">Register (<A href=#mod___slcr> slcr </A>)Config_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Config_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000D000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Holdb_dr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Holdb and WPn pins are driven in normal/fast read or dual output/io read by the controller, if set, else external pull-high is required. Both pins are always driven by the controller in quad mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Config_reg@0XE000D000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SPI configuration register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>PL POWER ON RESET REGISTERS</H1>
+<H2><a name="CTRL">Register (<A href=#mod___slcr> slcr </A>)CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8007000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PCFG_POR_CNT_4K</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:29</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is to indicate to the FPGA fabric what timer to use 0 - use 64K timer 1 - use 4K timer</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CTRL@0XF8007000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Control Register : This register defines basic control registers. Some of the register bits can be locked by control bits in the LOCK Register 0x004.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>SMC TIMING CALCULATION REGISTER UPDATE</H1>
+<H1>NAND SET CYCLE</H1>
+<H1>OPMODE</H1>
+<H1>DIRECT COMMAND</H1>
+<H1>SRAM/NOR CS0 SET CYCLE</H1>
+<H1>DIRECT COMMAND</H1>
+<H1>NOR CS0 BASE ADDRESS</H1>
+<H1>SRAM/NOR CS1 SET CYCLE</H1>
+<H1>DIRECT COMMAND</H1>
+<H1>NOR CS1 BASE ADDRESS</H1>
+<H1>USB RESET</H1>
+<H1>USB0 RESET</H1>
+<H1>DIR MODE BANK 0</H1>
+<H1>DIR MODE BANK 1</H1>
+<H2><a name="DIRM_1">Register (<A href=#mod___slcr> slcr </A>)DIRM_1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIRM_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A244</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIRECTION_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as DIRM_0[DIRECTION_0]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DIRM_1@0XE000A244</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Direction mode (GPIO Bank1, MIO)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_0_LSW HIGH BANK [15:0]</H1>
+<H1>MASK_DATA_0_MSW HIGH BANK [31:16]</H1>
+<H1>MASK_DATA_1_LSW HIGH BANK [47:32]</H1>
+<H2><a name="MASK_DATA_1_LSW">Register (<A href=#mod___slcr> slcr </A>)MASK_DATA_1_LSW</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bfff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[MASK_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[DATA_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MASK_DATA_1_LSW@0XE000A008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bfff4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_1_MSW HIGH BANK [53:48]</H1>
+<H1>OUTPUT ENABLE BANK 0</H1>
+<H1>OUTPUT ENABLE BANK 1</H1>
+<H2><a name="OEN_1">Register (<A href=#mod___slcr> slcr </A>)OEN_1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OEN_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A248</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OP_ENABLE_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as OEN_0[OP_ENABLE_0]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>OEN_1@0XE000A248</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Output enable (GPIO Bank1, MIO)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_0_LSW LOW BANK [15:0]</H1>
+<H1>MASK_DATA_0_MSW LOW BANK [31:16]</H1>
+<H1>MASK_DATA_1_LSW LOW BANK [47:32]</H1>
+<H2><a name="MASK_DATA_1_LSW">Register (<A href=#mod___slcr> slcr </A>)MASK_DATA_1_LSW</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bfff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[MASK_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[DATA_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MASK_DATA_1_LSW@0XE000A008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_1_MSW LOW BANK [53:48]</H1>
+<H1>ADD 1 MS DELAY</H1>
+<H1>MASK_DATA_0_LSW HIGH BANK [15:0]</H1>
+<H1>MASK_DATA_0_MSW HIGH BANK [31:16]</H1>
+<H1>MASK_DATA_1_LSW HIGH BANK [47:32]</H1>
+<H2><a name="MASK_DATA_1_LSW">Register (<A href=#mod___slcr> slcr </A>)MASK_DATA_1_LSW</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bfff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[MASK_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Operation is the same as MASK_DATA_0_LSW[DATA_0_LSW]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MASK_DATA_1_LSW@0XE000A008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bfff4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_1_MSW HIGH BANK [53:48]</H1>
+<H1>ENET RESET</H1>
+<H1>I2C RESET</H1>
+<H1>NOR CHIP SELECT</H1>
+<H1>DIR MODE BANK 0</H1>
+<H1>MASK_DATA_0_LSW HIGH BANK [15:0]</H1>
+<H1>OUTPUT ENABLE BANK 0</H1>
+</TABLE>
+<P>
+<H2><a name="ps7_post_config_2_0">ps7_post_config_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LVL_SHFTR_EN">
+LVL_SHFTR_EN
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000900</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level Shifters Enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#FPGA_RST_CTRL">
+FPGA_RST_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000240</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA Software Reset Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_post_config_2_0">ps7_post_config_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the unlock key value of 0xDF0D, the write protection mode is disabled. All registers defined in SLCR are writeable until locked again through the SLCR_LOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ENABLING LEVEL SHIFTER</H1>
+<H2><a name="LVL_SHFTR_EN">Register (<A href=#mod___slcr> slcr </A>)LVL_SHFTR_EN</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LVL_SHFTR_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000900</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USER_INP_ICT_EN_0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable level shifters for PSS user inputs to FPGA in FPGA tile 0, drives slcr_fpga_if_ctrl0[1:0].</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USER_INP_ICT_EN_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable level shifters for PSS user inputs to FPGA in FPGA tile 1, drives slcr_fpga_if_ctrl1[1:0].</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LVL_SHFTR_EN@0XF8000900</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Level Shifters Enable</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>FPGA RESETS TO 0</H1>
+<H2><a name="FPGA_RST_CTRL">Register (<A href=#mod___slcr> slcr </A>)FPGA_RST_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_RST_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000240</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fe000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_ACP_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA ACP port soft reset: 0: No reset 1: ACP AXI interface reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_AXDS3_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXDS3AXI interface soft reset. On assertion of this reset, the AXDS3AXI interface reset output will be asserted. 0: No reset 1: AXDS3AXI interface reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_AXDS2_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXDS2 AXI interface soft reset. On assertion of this reset, the AXDS2 AXI interface reset output will be asserted. 0: No reset 1: AXDS2 AXI interface reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_AXDS1_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXDS1 AXI interface soft reset. On assertion of this reset, the AXDS1 AXI interface reset output will be asserted. 0: No reset 1: AXDS1 AXI interface reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_AXDS0_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXDS0 AXI interface soft reset. On assertion of this reset, the AXDS0 AXI interface reset output will be asserted. 0: No reset 1: AXDS0 AXI interface reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FSSW1_FPGA_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>General purpose FPGA slave interface 1 soft reset. On assertion of this reset, the FPGA slave interface 1 reset will be asserted. 0: No reset 1: FPGA slave interface 1 reset is asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FSSW0_FPGA_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>General purpose FPGA slave interface 0 soft reset. On assertion of this reset, the FPGA slave interface 0 reset will be asserted. 0: No reset 1: FPGA slave interface 0 reset is asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_FMSW1_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>General purpose FPGA master interface: 1: soft reset. On assertion of this reset, the FPGA master interface 1 reset will be asserted. 0: No reset 1: FPGA master interface 1 reset is asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_FMSW0_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>General purpose FPGA master interface 0 soft reset. On assertion of this reset, the FPGA master interface 0 reset will be asserted. 0: No reset 1: FPGA master interface 0 reset is asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_DMA3_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA DMA 3 peripheral request soft reset. On assertion of this reset, the FPGA DMA 3 peripheral request reset output will be asserted. 0: No reset 1: FPGA DMA 3 peripheral request reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_DMA2_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA DMA 2 peripheral request soft reset. On assertion of this reset, the FPGA DMA 2 peripheral request reset output will be asserted. 0: No reset 1: FPGA DMA 2 peripheral request reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_DMA1_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA DMA 1 peripheral request soft reset. On assertion of this reset, the FPGA DMA 1 peripheral request reset output will be asserted. 0: No reset 1: FPGA DMA 1 peripheral request reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_DMA0_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA DMA 0 peripheral request soft reset. On assertion of this reset, the FPGA DMA 0 peripheral request reset output will be asserted. 0: No reset 1: FPGA DMA 0 peripheral request reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA3_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA3software reset. On assertion of this reset, the FPGA 3 top level reset output will be asserted. 0: No reset 1: FPGA 3 top level reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA2_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA2 software reset. On assertion of this reset, the FPGA 2 top level reset output will be asserted. 0: No reset 1: FPGA 2 top level reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA1_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA1 software reset. On assertion of this reset, the FPGA 1 top level reset output will be asserted. 0: No reset 1: FPGA 1 top level reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA0_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA0 software reset. On assertion of this reset, the FPGA 0 top level reset output will be asserted. 0: No reset 1: FPGA 0 top level reset output asserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>FPGA_RST_CTRL@0XF8000240</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>FPGA Software Reset Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>AFI REGISTERS</H1>
+<H1>AFI0 REGISTERS</H1>
+<H1>AFI1 REGISTERS</H1>
+<H1>AFI2 REGISTERS</H1>
+<H1>AFI3 REGISTERS</H1>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the lock key value of 0x767B, the write protection mode is enabled. All registers defined in SLCR are write protected until unlocked again through the SLCR_UNLOCK register. A read of this register returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_debug_2_0">ps7_debug_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LAR">
+LAR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8898FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LAR">
+LAR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8899FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LAR">
+LAR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8809FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_debug_2_0">ps7_debug_2_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>CROSS TRIGGER CONFIGURATIONS</H1>
+<H1>UNLOCKING CTI REGISTERS</H1>
+<H2><a name="LAR">Register (<A href=#mod___slcr> slcr </A>)LAR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8898FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Access Code. Write behavior depends on PADDRDBG31 pin: - PADDRDBG31=0 (lower 2GB): After reset (via PRESETDBGn), CTI is locked, i.e., writes to all other registers using lower 2GB addresses are ignored. To unlock, 0xC5ACCE55 must be written this register. After the required registers are written, to lock again, write a value other than 0xC5ACCE55 to this register. - PADDRDBG31=1 (upper 2GB): CTI is unlocked when upper 2GB addresses are used to write to all the registers. However, write to this register is ignored using a upper 2GB address! Note: read from this register always returns 0, regardless of PADDRDBG31.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LAR@0XF8898FB0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LAR">Register (<A href=#mod___slcr> slcr </A>)LAR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8899FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Access Code. Write behavior depends on PADDRDBG31 pin: - PADDRDBG31=0 (lower 2GB): After reset (via PRESETDBGn), CTI is locked, i.e., writes to all other registers using lower 2GB addresses are ignored. To unlock, 0xC5ACCE55 must be written this register. After the required registers are written, to lock again, write a value other than 0xC5ACCE55 to this register. - PADDRDBG31=1 (upper 2GB): CTI is unlocked when upper 2GB addresses are used to write to all the registers. However, write to this register is ignored using a upper 2GB address! Note: read from this register always returns 0, regardless of PADDRDBG31.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LAR@0XF8899FB0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LAR">Register (<A href=#mod___slcr> slcr </A>)LAR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8809FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Access Code. Write behavior depends on PADDRDBG31 pin: - PADDRDBG31=0 (lower 2GB): After reset (via PRESETDBGn), CTI is locked, i.e., writes to all other registers using lower 2GB addresses are ignored. To unlock, 0xC5ACCE55 must be written this register. After the required registers are written, to lock again, write a value other than 0xC5ACCE55 to this register. - PADDRDBG31=1 (upper 2GB): CTI is unlocked when upper 2GB addresses are used to write to all the registers. However, write to this register is ignored using a upper 2GB address! Note: read from this register always returns 0, regardless of PADDRDBG31.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LAR@0XF8809FB0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ENABLING CTI MODULES AND CHANNELS</H1>
+<H1>MAPPING CPU0, CPU1 AND FTM EVENTS TO CTM CHANNELS</H1>
+</TABLE>
+<P>
+</body>
+</head>
+</body>
+</html>
+<H2><a name="ps7_pll_init_data_1_0">ps7_pll_init_data_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CFG">
+ARM_PLL_CFG
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000110</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_PLL_CTRL">
+ARM_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ARM_CLK_CTRL">
+ARM_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CORTEX A9 Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CFG">
+DDR_PLL_CFG
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_PLL_CTRL">
+DDR_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDR_CLK_CTRL">
+DDR_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CFG">
+IO_PLL_CFG
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#IO_PLL_CTRL">
+IO_PLL_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_pll_init_data_1_0">ps7_pll_init_data_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the unlock key value of 0xDF0D, the write protection mode is disabled. All registers defined in SLCR are writeable until locked again through the SLCR_LOCK register. A read of this register always returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>PLL SLCR REGISTERS</H1>
+<H1>ARM PLL INIT</H1>
+<H2><a name="ARM_PLL_CFG">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CFG</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CFG</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000110</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the PLL_RES[3:0] input of the PLL to set the PLL loop filter resistor control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_CP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the PLL_CP[3:0] input of the PLL to set the PLL charge pump control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_CNT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fa</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>fa000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the LOCK_CNT[9:0] input of the PLL to set the number of clock cycles the PLL needs to have clkref and clkfb aligned withth a certain window before syaing locked.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CFG@0XF8000110</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>fa220</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UPDATE FB_DIV</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_FDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>28</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the feedback divisor for the PLL. NOTE: Before changing this value the PLL must first be bypassed and then put into powerdown or reset state.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>28000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>BY PASS PLL</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Overides control of the PLL bypass function within the clock controller to force into bypass state. 0 - PLL not forced to be bypassed (may still be bypassed through bootstrap pin). 1 - PLL forced to be bypassed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the RESET input of the PLL. 0 - PLL out of reset; 1 - PLL held in reset. Remember that after reset, the user should program the PLLs and ensure that the serviced bit below is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the RESET input of the PLL. 0 - PLL out of reset; 1 - PLL held in reset. Remember that after reset, the user should program the PLLs and ensure that the serviced bit below is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK PLL STATUS</H1>
+<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800010C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ARM PLL lock status. 0 - ARM PLL out of lock. 1 - ARM PLL in lock. Note: Reset condition is actually 0, but will always be 1 by the time this register can be read if PLL's are being used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PLL_STATUS@0XF800010C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>REMOVE PLL BY PASS</H1>
+<H2><a name="ARM_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Overides control of the PLL bypass function within the clock controller to force into bypass state. 0 - PLL not forced to be bypassed (may still be bypassed through bootstrap pin). 1 - PLL forced to be bypassed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_PLL_CTRL@0XF8000100</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ARM PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ARM_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)ARM_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ARM_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the source used to generate the clock. 0x - Source for generated clock is CPU PLL. 10 - Source for generated clock is DDR divided clock. 11 - Source for generated clock is IO PLL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_6OR4XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_3OR2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CPU_PERI_CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ARM_CLK_CTRL@0XF8000120</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1f003f30</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1f000200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>CORTEX A9 Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DDR PLL INIT</H1>
+<H2><a name="DDR_PLL_CFG">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CFG</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CFG</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the PLL_RES[3:0] input of the PLL to set the PLL loop filter resistor control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_CP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the PLL_CP[3:0] input of the PLL to set the PLL charge pump control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_CNT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12c000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the LOCK_CNT[9:0] input of the PLL to set the number of clock cycles the PLL needs to have clkref and clkfb aligned withth a certain window before syaing locked.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CFG@0XF8000114</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12c220</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UPDATE FB_DIV</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_FDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the feedback divisor for the PLL. NOTE: Before changing this value the PLL must first be bypassed and then put into powerdown or reset state.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>BY PASS PLL</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Overides control of the PLL bypass function within the clock controller to force into bypass state. 0 - PLL not forced to be bypassed (may still be bypassed through bootstrap pin). 1 - PLL forced to be bypassed</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the RESET input of the PLL. 0 - PLL out of reset. 1 - PLL held in reset. Remember that after reset, the user should program the PLLs and ensure that the serviced bit below is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the RESET input of the PLL. 0 - PLL out of reset. 1 - PLL held in reset. Remember that after reset, the user should program the PLLs and ensure that the serviced bit below is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK PLL STATUS</H1>
+<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800010C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR PLL lock status. 0 - DDR PLL out of lock. 1 - DDR PLL in lock. Note: Reset condition is actually 0, but will always be 1 by the time this register can be read if PLL's are being used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PLL_STATUS@0XF800010C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>REMOVE PLL BY PASS</H1>
+<H2><a name="DDR_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000104</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Overides control of the PLL bypass function within the clock controller to force into bypass state. 0 - PLL not forced to be bypassed (may still be bypassed through bootstrap pin). 1 - PLL forced to be bypassed</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_PLL_CTRL@0XF8000104</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDR_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_3XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_3XCLK_DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Divisor value for the ddr_3xclk</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDR_2XCLK_DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fc000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Divisor value for the ddr_2xclk (does not have to be 2/3 speed of ddr_3xclk)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDR_CLK_CTRL@0XF8000124</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff00003</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c200003</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDR Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>IO PLL INIT</H1>
+<H2><a name="IO_PLL_CFG">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CFG</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CFG</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the PLL_RES[3:0] input of the PLL to set the PLL loop filter resistor control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_CP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the PLL_CP[3:0] input of the PLL to set the PLL charge pump control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_CNT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>145</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>145000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the LOCK_CNT[9:0] input of the PLL to set the number of clock cycles the PLL needs to have clkref and clkfb aligned withth a certain window before syaing locked.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CFG@0XF8000118</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1452c0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UPDATE FB_DIV</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_FDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1e</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1e000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the feedback divisor for the PLL. NOTE: Before changing this value the PLL must first be bypassed and then put into powerdown or reset state.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7f000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1e000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>BY PASS PLL</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Overides control of the PLL bypass function within the clock controller to force into bypass state. 0 - PLL not forced to be bypassed (may still be bypassed through bootstrap pin). 1 - PLL forced to be bypassed</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the RESET input of the PLL. 0 - PLL out of reset. 1 - PLL held in reset. Remember that after reset, the user should program the PLLs and ensure that the serviced bit below is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Drives the RESET input of the PLL. 0 - PLL out of reset. 1 - PLL held in reset. Remember that after reset, the user should program the PLLs and ensure that the serviced bit below is asserted before using.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK PLL STATUS</H1>
+<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800010C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>IO PLL lock status. 0 - IO PLL out of lock. 1 - IO PLL in lock. Note: Reset condition is actually 0, but will always be 1 by the time this register can be read if PLL's are being used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PLL_STATUS@0XF800010C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>REMOVE PLL BY PASS</H1>
+<H2><a name="IO_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IO_PLL_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_PLL_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000108</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PLL_BYPASS_FORCE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Overides control of the PLL bypass function within the clock controller to force into bypass state. 0 - PLL not forced to be bypassed (may still be bypassed through bootstrap pin). 1 - PLL forced to be bypassed</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>IO_PLL_CTRL@0XF8000108</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>IO PLL Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the lock key value of 0x767B, the write protection mode is enabled. All registers defined in SLCR are write protected until unlocked again through the SLCR_UNLOCK register. A read of this register always returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_clock_init_data_1_0">ps7_clock_init_data_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DCI_CLK_CTRL">
+DCI_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000128</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI clock control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#GEM0_RCLK_CTRL">
+GEM0_RCLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gigabit Ethernet MAC 0 RX Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#GEM0_CLK_CTRL">
+GEM0_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gigabit Ethernet MAC 0 Ref Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LQSPI_CLK_CTRL">
+LQSPI_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800014C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Linear Quad-SPI Reference Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SDIO_CLK_CTRL">
+SDIO_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000150</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO Reference Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#UART_CLK_CTRL">
+UART_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART Reference Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PCAP_CLK_CTRL">
+PCAP_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PCAP 2X Clock Contol</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#FPGA0_CLK_CTRL">
+FPGA0_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA 0 Output Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CLK_621_TRUE">
+CLK_621_TRUE
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80001C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>6:2:1 ratio clock, if set</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#APER_CLK_CTRL">
+APER_CLK_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800012C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AMBA Peripheral Clock Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_clock_init_data_1_0">ps7_clock_init_data_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the unlock key value of 0xDF0D, the write protection mode is disabled. All registers defined in SLCR are writeable until locked again through the SLCR_LOCK register. A read of this register always returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CLOCK CONTROL SLCR REGISTERS</H1>
+<H2><a name="DCI_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)DCI_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000128</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>700000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. Second cascade divider</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DCI_CLK_CTRL@0XF8000128</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f03f01</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>700f01</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DCI clock control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="GEM0_RCLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM0_RCLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM0_RCLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the source used to generate the clock. 0 - Source for generated clock is GEM 0 MIO RX clock. 1 - Source for generated clock is GEM 0 FMIO RX clock.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>GEM0_RCLK_CTRL@0XF8000138</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>11</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Gigabit Ethernet MAC 0 RX Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="GEM0_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM0_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM0_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the source used to generate the clock. 1xx - Source for generated clock is Ethernet 0 FMIO clock. 00x - Source for generated clock is IO PLL. 010 - Source for generated clock is ARM PLL. 011 - Source for generated clock is DDR PLL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. First cascade divider</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. Second cascade divider</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>GEM0_CLK_CTRL@0XF8000140</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f03f71</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>100801</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Gigabit Ethernet MAC 0 Ref Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LQSPI_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)LQSPI_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LQSPI_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800014C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the source used to generate the clock. 0x - Source for generated clock is IO PLL. 10 - Source for generated clock is ARM PLL. 11 - Source for generated clock is DDR PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>500</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LQSPI_CLK_CTRL@0XF800014C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f31</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>501</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Linear Quad-SPI Reference Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="SDIO_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)SDIO_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDIO_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000150</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO 0 Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO 1 Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the source used to generate the clock. 0x - Source for generated clock is IO PLL. 10 - Source for generated clock is ARM PLL. 11 - Source for generated clock is DDR PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>14</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1400</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SDIO_CLK_CTRL@0XF8000150</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f33</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1401</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SDIO Reference Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="UART_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)UART_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UART_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 0 reference clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 1 reference clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the source used to generate the clock. 0x - Source for generated clock is IO PLL. 10 - Source for generated clock is ARM PLL. 11 - Source for generated clock is DDR PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>a00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>UART_CLK_CTRL@0XF8000154</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f33</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>a02</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>UART Reference Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>TRACE CLOCK</H1>
+<H2><a name="PCAP_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)PCAP_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PCAP_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clock active 0 - Clock is disabled 1 - Clock is enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the source used to generate the clock. 0x - Source for generated clock is IO PLL. 10 - Source for generated clock is ARM PLL. 11 - Source for generated clock is DDR PLL</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>500</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PCAP_CLK_CTRL@0XF8000168</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f31</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>501</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PCAP 2X Clock Contol</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="FPGA0_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)FPGA0_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA0_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SRCSEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the source used to generate the clock. 0x - Source for generated clock is IO PLL. 10 - Source for generated clock is ARM PLL. 11 - Source for generated clock is DDR PLL.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>500</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. First cascade divider</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIVISOR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Provides the divisor used to divide the source clock to generate the required generated clock frequency. Second cascade divider</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>FPGA0_CLK_CTRL@0XF8000170</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f03f30</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>400500</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>FPGA 0 Output Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CLK_621_TRUE">Register (<A href=#mod___slcr> slcr </A>)CLK_621_TRUE</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLK_621_TRUE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80001C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLK_621_TRUE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable the 6:2:1 mode. 1 for 6:3:2:1. 0 for 4:2:2:1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CLK_621_TRUE@0XF80001C4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>6:2:1 ratio clock, if set</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="APER_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)APER_CLK_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>APER_CLK_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800012C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DMA_CPU_2XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DMA 0 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USB0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>USB 0 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USB1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>USB 1 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gigabit Ethernet MAC 0 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GEM1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gigabit Ethernet MAC 1 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDI0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO0 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDI1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO 1 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SPI0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SPI 0 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SPI1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SPI 1 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CAN0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CAN 0 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CAN1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CAN 1 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>I2C0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>I2C 0 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>I2C1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>I2C 1 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UART0_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 0 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UART1_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART 1 AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GPIO_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>GPIO AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LQSPI_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LQSPI AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SMC_CPU_1XCLKACT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SMC AMBA Clock active. 0 - Clock is disabled. 1 - Clock is enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>APER_CLK_CTRL@0XF800012C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffcccd</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1ec044d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AMBA Peripheral Clock Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>THIS SHOULD BE BLANK</H1>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the lock key value of 0x767B, the write protection mode is enabled. All registers defined in SLCR are write protected until unlocked again through the SLCR_UNLOCK register. A read of this register always returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_ddr_init_data_1_0">ps7_ddr_init_data_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ddrc_ctrl">
+ddrc_ctrl
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRC Control Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Two_rank_cfg">
+Two_rank_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Two rank configuration register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#HPR_reg">
+HPR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>HPR Queue control register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LPR_reg">
+LPR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800600C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPR Queue control register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#WR_reg">
+WR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006010</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>WR Queue control register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg0">
+DRAM_param_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006014</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters register 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg1">
+DRAM_param_reg1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters register 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg2">
+DRAM_param_reg2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800601C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters register 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg3">
+DRAM_param_reg3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006020</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters register 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_param_reg4">
+DRAM_param_reg4
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006024</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Parameters register 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_init_param">
+DRAM_init_param
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006028</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM initialization parameters register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_EMR_reg">
+DRAM_EMR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800602C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM EMR2, EMR3 access register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_EMR_MR_reg">
+DRAM_EMR_MR_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006030</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM EMR, MR access register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_burst8_rdwr">
+DRAM_burst8_rdwr
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM burst 8 read/write register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_disable_DQ">
+DRAM_disable_DQ
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006038</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM Disable DQ register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_addr_map_bank">
+DRAM_addr_map_bank
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800603C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the address bits used as DRAM bank address bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_addr_map_col">
+DRAM_addr_map_col
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006040</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the address bits used as DRAM column address bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_addr_map_row">
+DRAM_addr_map_row
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006044</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the address bits used as DRAM row address bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DRAM_ODT_reg">
+DRAM_ODT_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006048</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM ODT register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_cmd_timeout_rddata_cpt">
+phy_cmd_timeout_rddata_cpt
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006050</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY command time out and read data capture FIFO register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DLL_calib">
+DLL_calib
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006058</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DLL calibration register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ODT_delay_hold">
+ODT_delay_hold
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800605C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ODT delay and ODT hold register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg1">
+ctrl_reg1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006060</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller register 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg2">
+ctrl_reg2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006064</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller register 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg3">
+ctrl_reg3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006068</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller register 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ctrl_reg4">
+ctrl_reg4
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800606C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller register 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_REFRESH_TIMER01">
+CHE_REFRESH_TIMER01
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>CHE_REFRESH_TIMER01</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_T_ZQ">
+CHE_T_ZQ
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ZQ parameters register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_T_ZQ_Short_Interval_Reg">
+CHE_T_ZQ_Short_Interval_Reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Misc parameters register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#deep_pwrdwn_reg">
+deep_pwrdwn_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Deep powerdown register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_2c">
+reg_2c
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Training control register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_2d">
+reg_2d
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Misc Debug register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#dfi_timing">
+dfi_timing
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DFI timing register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_ECC_CONTROL_REG_OFFSET">
+CHE_ECC_CONTROL_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC error clear register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_CORR_ECC_LOG_REG_OFFSET">
+CHE_CORR_ECC_LOG_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC error correction register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_UNCORR_ECC_LOG_REG_OFFSET">
+CHE_UNCORR_ECC_LOG_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060DC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC unrecoverable error status register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CHE_ECC_STATS_REG_OFFSET">
+CHE_ECC_STATS_REG_OFFSET
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC error count register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ECC_scrub">
+ECC_scrub
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ECC mode/scrub register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rcvr_enable">
+phy_rcvr_enable
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Phy receiver enable register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config">
+PHY_Config
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config">
+PHY_Config
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800611C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config">
+PHY_Config
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#PHY_Config">
+PHY_Config
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio">
+phy_init_ratio
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800612C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio">
+phy_init_ratio
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006130</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio">
+phy_init_ratio
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006134</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_init_ratio">
+phy_init_ratio
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg">
+phy_rd_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg">
+phy_rd_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006144</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg">
+phy_rd_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006148</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_rd_dqs_cfg">
+phy_rd_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800614C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg">
+phy_wr_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg">
+phy_wr_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006158</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg">
+phy_wr_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800615C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_wr_dqs_cfg">
+phy_wr_dqs_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006160</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg">
+phy_we_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY fifo write enable configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg">
+phy_we_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800616C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY fifo write enable configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg">
+phy_we_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY fifo write enable configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#phy_we_cfg">
+phy_we_cfg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006174</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY fifo write enable configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv">
+wr_data_slv
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800617C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv">
+wr_data_slv
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv">
+wr_data_slv
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006184</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#wr_data_slv">
+wr_data_slv
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006188</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>PHY write data slave ratio configuration register for data slice 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_64">
+reg_64
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006190</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Training control register (2)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#reg_65">
+reg_65
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006194</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Training control register (3)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#page_mask">
+page_mask
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006204</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Page mask register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port">
+axi_priority_wr_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006208</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port">
+axi_priority_wr_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800620C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port">
+axi_priority_wr_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006210</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_wr_port">
+axi_priority_wr_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006214</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port">
+axi_priority_rd_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006218</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port">
+axi_priority_rd_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800621C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port">
+axi_priority_rd_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006220</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#axi_priority_rd_port">
+axi_priority_rd_port
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006224</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl0">
+lpddr_ctrl0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 0 Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl1">
+lpddr_ctrl1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 1 Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl2">
+lpddr_ctrl2
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 2 Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#lpddr_ctrl3">
+lpddr_ctrl3
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>LPDDR2 Control 3 Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#ddrc_ctrl">
+ddrc_ctrl
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRC Control Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_ddr_init_data_1_0">ps7_ddr_init_data_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>DDR INITIALIZATION</H1>
+<H1>LOCK DDR</H1>
+<H2><a name="ddrc_ctrl">Register (<A href=#mod___slcr> slcr </A>)ddrc_ctrl</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_ctrl</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_soft_rstb</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Active low soft reset. 0 = Resets the controller 1 = Takes the controller out of reset Note: Controller must be taken out of reset only after all other registers have been programmed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_powerdown_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller power down control. 0 = DDRC powerdown disabled 1 = the controller goes into power down after a programmable number of cycles 'Maximum idle clocks before power down' (reg_ddrc_powerdown_to_x32). Note: This register bit may be reprogrammed during the course of normal operation.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_data_bus_width</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR bus width control 00 = 32 bit DDR bus 01 = 16 bit DDR bus 1x = reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burst8_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Refresh timeout register. Programmed value plus one will be the number of refresh timeouts that will be allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes; therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for burst_of_N_refresh slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes. 0 = single refresh 1 = burst-of-2 . 7 = burst-of-8 refresh</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rdwr_idle_gap</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When the preferred transaction store is empty for this many clock cycles, switch to the alternate transaction store if it is non-empty. The read transaction store (both high and low priority) is the default preferred transaction store and the write transaction store is the alternate store. When 'Prefer write over read' is set this is reversed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_rd_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting read bypass. For Debug only. 0 = Do not disable bypass path for high priority read page hits. 1 = disable bypass path for high priority read page hits.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_act_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting activate bypass. For Debug only. 0 = Do not disable bypass path for high priority read activates. 1 = disable bypass path for high priority read activates.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_auto_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable auto-refresh. 0 = do not disable auto-refresh generated by the controller. This input is changeable on the fly. 1 = disable auto-refresh generated by the controller. This input is changeable on the fly. Note: When this transitions from 0 to 1, any pending refreshes will be immediately scheduled by the controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ddrc_ctrl@0XF8006000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRC Control Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="Two_rank_cfg">Register (<A href=#mod___slcr> slcr </A>)Two_rank_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Two_rank_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rfc_nom_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>81</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>81</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tREFI - Average time between refreshes. Unit: in multiples of 32 clocks. DRAM RELATED. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_active_ranks</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present for multi-rank configurations. Each bit represents one rank. 1=populated; 0=unpopulated 01 = One Rank 11 = Two Ranks Others = Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_cs_bit0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present for multi-rank configurations. Selects the address bit used as rank address bit 0. Valid Range: 0 to 25, and 31 Internal Base: 9. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 31, rank address bit 0 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr_odt_block</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>180000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>00 = block read/write scheduling for 1-cycle when Write requires changing ODT settings 01 = block read/write scheduling for 2 cycles when Write requires changing ODT settings 10 = block read/write scheduling for 3 cycles when Write requires changing ODT settings 11 = Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_diff_rank_rd_2cycle_gap</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present for multi-rank configurations. The two cycle gap is required for mDDR only, due to the large variance in tDQSCK in mDDR. 0 = schedule a 1-cycle gap in data responses when performing consecutive reads to different ranks 1 = schedule 2 cycle gap for the same</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_cs_bit1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present for multi-rank configurations. Selects the address bit used as rank address bit 1. Valid Range: 0 to 25, and 31 Internal Base: 10 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 31, rank address bit 1 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_open_bank</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present if MEMC_SIMPLE_ADDR_MAP is defined. Since MEMC_SIMPLE_ADDR_MAP is not defined, Reserved 1 = Set the address map to Open Bank mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_4bank_ram</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present if MEMC_SIMPLE_ADDR_MAP is defined. Since MEMC_SIMPLE_ADDR_MAP is not defined, Reserved 1 = Set the address map for 4 Bank RAMs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Two_rank_cfg@0XF8006004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>81081</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Two rank configuration register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="HPR_reg">Register (<A href=#mod___slcr> slcr </A>)HPR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>HPR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_hpr_min_non_critical_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the HPR queue is guaranteed to be non-critical. Unit: 32 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_hpr_max_starve_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the HPR queue can be starved before it goes critical. Unit: 32 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_hpr_xact_run_length</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3c00000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of transactions that will be serviced once the HPR queue goes critical is the smaller of this number and the number of transactions available.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>HPR_reg@0XF8006008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3c0780f</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>HPR Queue control register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LPR_reg">Register (<A href=#mod___slcr> slcr </A>)LPR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LPR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800600C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_min_non_critical_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the LPR queue is guaranteed to be non-critical. Unit: 32 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_max_starve_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the LPR queue can be starved before it goes critical. Unit: 32 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_xact_run_length</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of transactions that will be serviced once the LPR queue goes critical is the smaller of this number and the number of transactions available</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LPR_reg@0XF800600C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2001001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPR Queue control register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="WR_reg">Register (<A href=#mod___slcr> slcr </A>)WR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>WR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006010</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_w_min_non_critical_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clock cycles that the WR queue is guaranteed to be non-critical.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_w_xact_run_length</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of transactions that will be serviced once the WR queue goes critical is the smaller of this number and the number of transactions available</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_w_max_starve_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of clocks that the Write queue can be starved before it goes critical. Unit: 32 clocks. FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>WR_reg@0XF8006010</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>14001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>WR Queue control register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg0">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006014</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rc</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1a</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRC - Min time between activates to same bank (spec: 65 ns for DDR2-400 and smaller for faster parts). DRAM RELATED. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rfc_min</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRFC(min) - Minimum time from refresh to refresh or activate (spec: 75ns to 195ns). DRAM RELATED. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_post_selfref_gap_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fc000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time to wait after coming out of self refresh before doing anything. This must be bigger than all the constraints that exist. (spec: Maximum of tXSNR and tXSRD and tXSDLL which is 512 clocks). Unit: in multiples of 32 clocks DRAM RELATED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg0@0XF8006014</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4281a</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters register 0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg1">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr2pre</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time between write and precharge to same bank Non-LPDDR2 -> WL + BL/2 + tWR LPDDR2 -> WL + BL/2 + tWR + 1 Unit: Clocks where, WL = write latency. BL = burst length. This must match the value programmed in the BL bit of the mode register to the DRAM. BST is not supported at present. tWR = write recovery time. This comes directly from the DRAM specs.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_powerdown_to_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>After this many clocks of NOP or DESELECT the controller will put the DRAM into power down. This must be enabled in the Master Control Register. Unit: Multiples of 32 clocks.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_faw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>16</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tFAW - At most 4 banks must be activated in a rolling window of tFAW cycles. Unit: clocks DRAM RELATED.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ras_max</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>24</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>240000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRAS(max) - Maximum time between activate and precharge to same bank. Maximum time that a page can be kept open (spec: 70 us). If this is zero. The page is closed after each transaction. Unit: Multiples of 1024 clocks DRAM RELATED.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ras_min</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>13</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4c00000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRAS(min) - Minimum time between activate and precharge to the same bank(spec: 45 ns). Unit: clocks DRAM RELATED. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_cke</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum number of cycles of CKE HIGH/LOW during power down and self refresh. LPDDR2 mode: Set this to the larger of tCKE or tCKESR. Non-LPDDR2 designs: Set this to tCKE value. Unit: clocks.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg1@0XF8006018</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f7ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>44e458d2</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters register 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg2">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800601C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_write_latency</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time from write command to write data on DDRC to PHY Interface. (PHY adds an extra flop delay on the write data path; hence this value is one less than the write latency of the DRAM device itself). DDR2/3 -> WL -1 LPDDR -> 1 LPDDR2 ->WL Where WL = Write Latency of DRAM DRAM RELATED.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd2wr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time from read command to write command. Include time for bus turnaround and all per-bank, per-rank, and global constraints. non-LPDDR2 -> RL + BL/2 + 2 - WL LPDDR2 -> RL + BL/2 + RU(tDQSCKmax / tCK) + 1 - WL Write Pre-amble and DQ/DQS jitter timer is included in the above equation. DRAM RELATED.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr2rd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time from write command to read command. Includes time for bus turnaround and recovery times and all per-bank, per-rank, and global constraints. non-LPDDR2 -> WL + tWTR + BL/2 LPDDR2 -> WL + tWTR + BL/2 + 1 Unit: clocks. Where, WL = Write latency, BL = burst length. This should match the value. Programmed in the BL bit of the mode register to the DRAM. tWTR = internal WRITE to READ command delay. This comes directly from the DRAM specs.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_xp</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tXP: Minimum time after power down exit to any operation. DRAM RELATED.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pad_pd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>700000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If pads have a power-saving mode, this is the greater of the time for the pads to enter power down or the time for the pads to exit power down. Used only in non-DFI designs. Unit: clocks.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd2pre</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum time from read to precharge of same bank DDR2 -> AL + BL/2 + max(tRTP, 2) - 2 DDR3 -> AL + max (tRTP, 4) mDDR -> BL/2 LPDDR2 -> BL/2 + tRTP - 1 AL = Additive Latency BL = DRAM Burst Length tRTP = value from spec DRAM RELATED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rcd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>70000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRCD - AL Minimum time from activate to read or write command to same bank Min value for this is 1. AL = Additive Latency DRAM RELATED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg2@0XF800601C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>720238e5</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters register 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg3">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006020</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_ccd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tCCD - Minimum time between two reads or two writes (from bank a to bank b) is this value + 1 DRAM RELATED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rrd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRRD - Minimum time between activates from bank a to bank b. (spec: 10ns or less) DRAM RELATED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_refresh_margin</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Issue critical refresh or page close this many cycles before the critical refresh or page timer expires. It is recommended that this not be changed from the default value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_rp</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tRP - Minimum time from precharge to activate of same bank. DRAM RELATED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_refresh_to_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If the refresh timer (tRFC_nom, as known as tREFI) has expired at least once, but it has not expired burst_of_N_refresh times yet, then a 'speculative refresh' may be performed. A speculative refresh is a refresh performed at a time when refresh would be useful, but before it is absolutely required. When the DRAM bus is idle for a period of time determined by this refresh idle timeout and the refresh timer has expired at least once since the last refresh, then a 'speculative refresh' will be performed. Speculative refreshes will continue successively until there are no refreshes pending or until new reads or writes are issued to the controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_sdram</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 = sdram device 0 = non-sdram device</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mobile</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1= mobile/LPDDR DRAM device in use. 0=non-mobile DRAM device in use.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_clock_stop_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1=enable the assertion of stop_clk to the PHY whenever a clock is not required by LPDDR/ LPDDR2. 0=stop_clk will never be asserted. Note: This is only present for implementations supporting LPDDR/LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_read_latency</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Set to RL. Time from Read command to Read data on DRAM interface. Unit: clocks This signal is present for designs supporting LPDDR/LPDDR2 DRAM only. It is used to calculate when DRAM clock may be stopped. RL = Read Latency of DRAM Note: This signal is present for designs supporting LPDDR/LPDDR2 DRAM only. It is used to calculate when DRAM clock may be stopped.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_mode_ddr1_ddr2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:29</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_pad_pd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 = disable the pad power down feature 0 = Enable the pad power down feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_loopback</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:31</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg3@0XF8006020</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffffc</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>272872d0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters register 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_param_reg4">Register (<A href=#mod___slcr> slcr </A>)DRAM_param_reg4</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_param_reg4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006024</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_en_2t_timing_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 = DDRC will use 2T timing 0 = DDRC will use 1T timing</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_prefer_write</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 = Bank selector prefers writes over reads</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_max_rank_rd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3c</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present for multi-rank configurations Background: Reads to the same rank can be performed back-to-back. Reads from different ranks require additional 1-cycle latency in between (to avoid possible data bus contention). The controller arbitrates for bus access on a cycle-by-cycle basis; therefore after a read is scheduled, there is a clock cycle in which only reads from the same bank are eligible to be scheduled. This prevents reads from other ranks from having fair access to the data bus. This parameter represents the maximum number of 64-byte reads (or 32B reads in some short read cases) that can be scheduled consecutively to the same rank. After this number is reached, a 1-cycle delay is inserted by the scheduler to allow all ranks a fair opportunity to be scheduled. Higher numbers increase bandwidth utilization, lower numbers increase fairness (and hence worst-case latency). FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_wr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>A low to high signal on this signal will do a mode register write or read. Controller will accept this command, if this signal is detected high and 'ddrc_reg_mr_wr_busy' is detected low.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_addr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Mode register address - for non-LPDDR2 modes. This register is don't care in LPDDR2 mode 00 = MR0 01 = MR1 10 = MR2 11 = MR3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_data</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fffe00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Mode register write data - for non-LPDDR2 modes. For LPDDR2, these 16-bits are interpreted as Writes: \'7bMR Addr[7:0], MR Data[7:0]\'7d. Reads: \'7bMR Addr[7:0], Don't Care[7:0]\'7d</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_mr_wr_busy</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Core must initiate a MR write / read operation only if this signal is low. This signal goes high in the clock after the controller accepts the write / read request. It goes low when (i) MR write command has been issued to the DRAM (ii) MR Read data has been returned to Controller. Any MR write / read command that is received when 'ddrc_reg_mr_wr_busy' is high is not accepted. 1 = Indicates that mode register write / read operation is in progress. 0 = Indicates that the core can initiate a mode register write / read operation.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Indicates whether the Mode register operation is read or write 1 = read 0 = write</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr_rdata_valid</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This bit indicates whether the Mode Register Read Data present at address 0xA9 is valid or not. This bit is 1'b0 by default. This bit will be cleared (1'b0), whenever a Mode Register Read command is issued. This bit will be set to 1'b1, when the Mode Register Read Data is written to register 0xA9.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_param_reg4@0XF8006024</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3c</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Parameters register 4</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_init_param">Register (<A href=#mod___slcr> slcr </A>)DRAM_init_param</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_init_param</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006028</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_final_wait_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Cycles to wait after completing the DRAM init sequence before starting the dynamic scheduler. Units are in counts of a global timer that pulses every 32 clock cycles. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pre_ocd_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>780</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Wait period before driving the 'OCD Complete' command to DRAM. Units are in counts of a global timer that pulses every 32 clock cycles. There is no known spec requirement for this. It may be set to zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_mrd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>tMRD - Cycles between Load Mode commands DRAM RELATED Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_init_param@0XF8006028</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2007</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM initialization parameters register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_EMR_reg">Register (<A href=#mod___slcr> slcr </A>)DRAM_EMR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_EMR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800602C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_emr2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Non LPDDR2- Value to be loaded into DRAM EMR2 registers. For LPDDR2 - Value to Write to the MR3 register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_emr3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Non LPDDR2- Value to be loaded into DRAM EMR3 registers. Used in non-LPDDR2 designs only.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_EMR_reg@0XF800602C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM EMR2, EMR3 access register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_EMR_MR_reg">Register (<A href=#mod___slcr> slcr </A>)DRAM_EMR_MR_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_EMR_MR_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006030</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>930</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>930</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Non LPDDR2-Value to be loaded into the DRAM Mode register. Bit 8 is for DLL and the setting here is ignored. The controller sets appropriately. For LPDDR2 - Value to Write to the MR1 register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_emr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Non LPDDR2-Value to be loaded into DRAM EMR registers. Bits [9:7] are for OCD and the setting in this register is ignored. The controller sets those bits appropriately. For LPDDR2 - Value to Write to the MR2 register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_EMR_MR_reg@0XF8006030</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40930</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM EMR, MR access register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_burst8_rdwr">Register (<A href=#mod___slcr> slcr </A>)DRAM_burst8_rdwr</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_burst8_rdwr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burst_rdwr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This controls the burst size used to access the DRAM. This must match the BL mode register setting in the DRAM. In LPDDR and LPDDR2, Burst length of 16 is supported only in Half Bus Width mode. Every input read/write command has 4 cycles of data associated with it and that is not enough data for doing Burst Length16 in Full Bus Width mode. 0010 - Burst length of 4 0100 - Burst length of 8 1000 - Burst length of 16 (only supported for LPDDR AND LPDDR2) All other values are reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pre_cke_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>16d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16d0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Cycles to wait after reset before driving CKE high to start the DRAM initialization sequence. Units: 1024 clock cycles. DDR2 Specifications typically require this to be programmed for a delay of >= 200 us. LPDDR2 - tINIT0 of 20 ms (max) + tINIT1 of 100 ns (min)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_post_cke_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Cycles to wait after driving CKE high to start the DRAM initialization sequence. Units: 1024 clocks. DDR2 typically require a 400 ns delay, requiring this value to be programmed to 2 at all clock speeds. LPDDR2 - Typically require this to be programmed for a delay of 200 us.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burstchop</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Feature not supported. When 1, Controller is out in burstchop mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_burst8_rdwr@0XF8006034</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>13ff3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>116d4</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM burst 8 read/write register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_disable_DQ">Register (<A href=#mod___slcr> slcr </A>)DRAM_disable_DQ</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_disable_DQ</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006038</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_force_low_pri_n</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Active Low signal. When asserted (0), all incoming transactions will be forced to low priority. Forcing the incoming transactions to low priority implicitly turns OFF Bypass. Otherwise, HPR is allowed if enabled in the AXI priority read registers.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1, DDRC will not de-queue any transactions from the CAM. Bypass will also be disabled. All transactions will be queued in the CAM. This is for debug only; no reads or writes are issued to DRAM as long as this is asserted. This bit is intended to be switched on-the-fly</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_debug_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not Applicable in this PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_level_start</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not Applicable in this PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_level_start</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not Applicable in this PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq0_wait_t</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not Applicable in this PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_disable_DQ@0XF8006038</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fc3</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM Disable DQ register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_addr_map_bank">Register (<A href=#mod___slcr> slcr </A>)DRAM_addr_map_bank</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_addr_map_bank</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800603C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_bank_b0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the address bits used as bank address bit 0. Valid Range: 0 to 14 Internal Base: 5 The selected address bit for each of the bank address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_bank_b1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the address bits used as bank address bit 1. Valid Range: 0 to 14; Internal Base: 6. The selected address bit for each of the bank address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_bank_b2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>700</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as bank address bit 2. Valid range 0 to 14, and 15. Internal Base: 7. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, bank address bit 2 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bits used as column address bits 6. Half bus width mode: Selects the address bits used as column address bits 7. Valid range is 0-7. Internal Base 8. The selected address bit for each of the column address bits is determined by adding the Internal Base to the value of this field. Internal base: 9</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bits used as column address bits 7. Half bus width mode: Selects the address bits used as column address bits 8. Valid range is 0-7. Internal Base 9. The selected address bit for each of the column address bits is determined by adding the Internal Base to the value of this field. Internal base: 9</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_addr_map_bank@0XF800603C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>777</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Selects the address bits used as DRAM bank address bits</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_addr_map_col">Register (<A href=#mod___slcr> slcr </A>)DRAM_addr_map_col</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_addr_map_col</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006040</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 3. Half bus width mode: Selects the address bit used as column address bit 4. Valid Range: 0 to 7. Internal Base: 5 The selected address bit is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 4. Half bus width mode: Selects the address bit used as column address bit 5. Valid Range: 0 to 7 Internal Base: 6 The selected address bit is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 5. Half bus width mode: Selects the address bit used as column address bits 6. Valid Range: 0 to 7. Internal Base: 7. The selected address bit for each of the column address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 8. Half bus width mode: Selects the address bit used as column address bit 9. Valid Range: 0 to 7, and 15. Internal Base: 10. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10.In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 9. Half bus width mode: Selects the address bit used as column address bit 11. (Column address bit 10 in LPDDR2 mode) Valid Range: 0 to 7, and 15 Internal Base: 11 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b9</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f00000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 11. (Column address bit 10 in LPDDR2 mode) Half bus width mode: Selects the address bit used as column address bit 12. (Column address bit 11 in LPDDR2 mode) Valid Range: 0 to 7, and 15 Internal Base: 12 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2 spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 12. (Column address bit 11 in LPDDR2 mode) Half bus width mode: Selects the address bit used as column address bit 13. (Column address bit 12 in LPDDR2 mode) Valid Range: 0 to 7, and 15. Internal Base: 13 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2 spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_col_b11</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Full bus width mode: Selects the address bit used as column address bit 13. (Column address bit 12 in LPDDR2 mode) Half bus width mode: Unused. To make it unused, this should be set to 15. (Column address bit 13 in LPDDR2 mode) Valid Range: 0 to 7, and 15. Internal Base: 14. The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2 spec, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2, there is a dedicated bit for auto-precharge in the CA bus, and hence column bit 10 is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_addr_map_col@0XF8006040</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>fff00000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Selects the address bits used as DRAM column address bits</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_addr_map_row">Register (<A href=#mod___slcr> slcr </A>)DRAM_addr_map_row</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_addr_map_row</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006044</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bits used as row address bit 0. Valid Range: 0 to 11. Internal Base: 9 The selected address bit for each of the row address bits is determined by adding the Internal Base to the value of this field</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bits used as row address bit 1. Valid Range: 0 to 11. Internal Base: 10 The selected address bit for each of the row address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b2_11</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bits used as row address bits 2 to 11. Valid Range: 0 to 11. Internal Base: 11 (for row address bit 2) to 20 (for row address bit 11) The selected address bit for each of the row address bits is determined by adding the Internal Base to the value of this field.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as row address bit 12. Valid Range: 0 to 11, and 15 Internal Base: 21 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 12 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b13</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as row address bit 13. Valid Range: 0 to 11, and 15 Internal Base: 22 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 13 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b14</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects theAXI address bit used as row address bit 14. Valid Range: 0 to 11, and 15 Internal Base: 23 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 14 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_addrmap_row_b15</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the AXI address bit used as row address bit 15. Valid Range: 0 to 11, and 15 Internal Base: 24 The selected address bit is determined by adding the Internal Base to the value of this field. If set to 15, row address bit 15 is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_addr_map_row@0XF8006044</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f666666</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Selects the address bits used as DRAM row address bits</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DRAM_ODT_reg">Register (<A href=#mod___slcr> slcr </A>)DRAM_ODT_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRAM_ODT_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006048</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank0_rd_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused. [1:0] - Indicates which remote ODT's must be turned ON during a read to rank 0. Each of the 2 ranks has a remote ODT (in the DRAM) which can be turned on by setting the appropriate bit here. Rank 0 is controlled by the LSB; Rank 1 is controlled by bit next to the LSB. For each rank, set its bit to 1 to enable its ODT. [2] - If 1 then local ODT is enabled during reads to rank 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank0_wr_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>38</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>[1:0] - Indicates which remote ODT's must be turned on during a write to rank 0. Each of the 2 ranks has a remote ODT (in the DRAM) which can be turned on by setting the appropriate bit here. Rank 0 is controlled by the LSB; Rank 1 is controlled by bit next to the LSB. For each rank, set its bit to 1 to enable its ODT. [2] - If 1 then local ODT is enabled during writes to rank 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank1_rd_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1c0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank1_wr_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_local_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive on the 2-bit local_odt PHY outputs when output enable is not asserted and a read is in progress (where 'in progress' is defined as after a read command is issued and until all read data has been returned all the way to the controller.) Typically this is set to the value required to enable termination at the desired strength for read usage.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_local_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive on the 2-bit local_odt PHY outputs when write levelling is enabled for DQS.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_idle_local_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>30000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive on the 2-bit local_odt PHY outputs when output enable is not asserted and a read is not in progress. Typically this is the value required to disable termination to save power when idle.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank2_rd_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1c0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank2_wr_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank3_rd_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rank3_wr_odt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>38000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DRAM_ODT_reg@0XF8006048</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3c248</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DRAM ODT register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_cmd_timeout_rddata_cpt">Register (<A href=#mod___slcr> slcr </A>)phy_cmd_timeout_rddata_cpt</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_cmd_timeout_rddata_cpt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006050</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_cmd_to_data</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not used in DFI PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_cmd_to_data</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Not used in DFI PHY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdc_we_to_re_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register value + 1 give the number of clock cycles between writing into the Read Capture FIFO and the read operation. The setting of this register determines the read data timing and depends upon total delay in the system for read operation which include fly-by delays, trace delay, clkout_invert etc. This is used only if reg_phy_use_fixed_re=1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdc_fifo_rst_disable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1, disable counting the number of times the Read Data Capture FIFO has been reset when the FIFO was not empty.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_fixed_re</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1: PHY generates FIFO read enable after fixed number of clock cycles as defined by reg_phy_rdc_we_to_re_delay[3:0]. When 0: PHY uses the not_empty method to do the read enable generation. Note: This port must be set HIGH during training/leveling process i.e. when ddrc_dfi_wrlvl_en/ ddrc_dfi_rdlvl_en/ ddrc_dfi_rdlvl_gate_en port is set HIGH.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdc_fifo_rst_err_cnt_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear/reset for counter rdc_fifo_rst_err_cnt[3:0]. 0: no clear, 1: clear. Note: This is a synchronous dynamic signal that must have timing closed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dis_phy_ctrl_rstn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the reset from Phy Ctrl macro. 1: PHY Ctrl macro reset port is always HIGH 0: PHY Ctrl macro gets power on reset.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_clk_stall_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 = stall clock, for DLL aging control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_num_of_dq0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register value determines register determines the number of samples used for each ratio increment during Gate Training. Num_of_iteration = reg_phy_gatelvl_num_of_dq0 + 1 The recommended value for this register is 8. Accuracy is better with higher value, but this will cause leveling to run longer.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_num_of_dq0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>70000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register value determines register determines the number of samples used for each ratio increment during Write Leveling. Num_of_iteration = reg_phy_wrlvl_num_of_dq0 + 1 The recommended value for this register is 8. Accuracy is better with higher value, but this will cause leveling to run longer.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_cmd_timeout_rddata_cpt@0XF8006050</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff0f8fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>77010800</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY command time out and read data capture FIFO register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DLL_calib">Register (<A href=#mod___slcr> slcr </A>)DLL_calib</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DLL_calib</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006058</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dll_calib_to_min_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused in DFI Controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dll_calib_to_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused in DFI Controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_dll_calib</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1, disable dll_calib generated by the controller. The core should issue the dll_calib signal using co_gs_dll_calib input. This input is changeable on the fly. When 0, controller will issue dll_calib periodically</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DLL_calib@0XF8006058</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>101</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DLL calibration register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ODT_delay_hold">Register (<A href=#mod___slcr> slcr </A>)ODT_delay_hold</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ODT_delay_hold</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800605C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd_odt_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UNUSED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr_odt_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The delay, in clock cycles, from issuing a write command to setting ODT values associated with that command. ODT setting should remain constant for the entire time that DQS is driven by the controller. The suggested value for DDR2 is WL - 5 and for DDR3 is 0. WL is Write latency. DDR2 ODT has a 2-cycle on-time delay and a 2.5-cycle off-time delay. ODT is not applicable for LPDDR and LPDDR2 modes.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rd_odt_hold</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Unused</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wr_odt_hold</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Cycles to hold ODT for a Write Command. When 0x0, ODT signal is ON for 1 cycle. When 0x1, it is ON for 2 cycles, etc. The values to program in different modes are : DRAM Burst of 4 -2, DRAM Burst of 8 -4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ODT_delay_hold@0XF800605C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>5003</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ODT delay and ODT hold register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg1">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006060</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_pageclose</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If true, bank will be closed and kept closed if no transactions are available for it. If false, bank will remain open until there is a need to close it (to open a different page, or for page timeout or refresh timeout.) This does not apply when auto-refresh is used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpr_num_entries</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7e</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3e</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of entries in the low priority transaction store is this value plus 1. In this design, by default all read ports are treated as low priority and hence the value of 0x1F. The hpr_num_entries is 32 minus this value. Bit [6] is ignored.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_auto_pre_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When set, most reads and writes will be issued with auto-precharge. (Exceptions can be made for collision cases.)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_refresh_update_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Toggle this signal to indicate that refresh register(s) have been updated. The value will be automatically updated when exiting soft reset. So it does not need to be toggled initially.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_wc</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When 1, disable Write Combine</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_collision_page_opt</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When this is set to '0', auto-precharge will be disabled for the flushed command in a collision case. Collision cases are write followed by read to same address, read followed by write to same address, or write followed by write to same address with DIS_WC bit = 1 (where 'same address' comparisons exclude the two address bits representing critical word).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_selfref_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If 1, then the controller will put the DRAM into self refresh when the transaction store is empty.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg1@0XF8006060</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>17ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3e</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller register 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg2">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006064</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_go2critical_hysteresis</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fe0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Describes the number of cycles that co_gs_go2critical_rd or co_gs_go2critical_wr must be asserted before the corresponding queue moves to the 'critical' state in the DDRC. The arbiter controls the co_gs_go2critical_* signals; it is designed for use with this hysteresis field set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_go2critical_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 - Set reg_ddrc_go2critical_wr and reg_ddrc_go2critical_rd signals going to DDRC based on 'urgent' input coming from AXI master. 0 - Keep reg_ddrc_go2critical_wr and reg_ddrc_go2critical_rd signals going to DDRC at 1'b0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg2@0XF8006064</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>21fe0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller register 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg3">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006068</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_wrlvl_ww</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>41</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>41</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write leveling write-to-write delay. Specifies the minimum number of clock cycles from the assertion of a ddrc_dfi_wrlvl_strobe signal to the next ddrc_dfi_wrlvl_strobe signal. Only applicable when connecting to PHY's operating in 'PHY RdLvl Evaluation' mode. Recommended value is: (RL + reg_phy_rdc_we_to_re_delay + 50) Only present in designs that support DDR3 and LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rdlvl_rr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>41</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read leveling read-to-read delay. Specifies the minimum number of clock cycles from the assertion of a read command to the next read command. Only applicable when connecting to PHY's operating in 'PHY RdLvl Evaluation' mode. Only present in designs that support DDR3 devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_wlmrd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>28</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>280000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>First DQS/DQS# rising edge after write leveling mode is programmed. This is same as the tMLRD value from the DRAM spec. Only present in designs that support DDR3 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg3@0XF8006068</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>284141</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller register 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ctrl_reg4">Register (<A href=#mod___slcr> slcr </A>)ctrl_reg4</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ctrl_reg4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800606C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_t_ctrlupd_interval_min_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the minimum amount of time between Controller initiated DFI update requests (which will be executed whenever the controller is idle). Set this number higher to reduce the frequency of update requests, which can have a small impact on the latency of the first read request when the controller is idle. Units: 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_t_ctrlupd_interval_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>16</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is the maximum amount of time between Controller initiated DFI update requests. This timer resets with each update request; when the timer expires, traffic is blocked for a few cycles. PHY can use this idle time to recalibrate the delay lines to the DLLs. The DLL calibration is also used to reset PHY FIFO pointers in case of data capture errors. Updates are required to maintain calibration over PVT, but frequent updates may impact performance. Units: 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ctrl_reg4@0XF800606C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1610</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Controller register 4</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_REFRESH_TIMER01">Register (<A href=#mod___slcr> slcr </A>)CHE_REFRESH_TIMER01</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_REFRESH_TIMER01</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>refresh_timer0_start_value_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Refresh Timer for Rank 1. Unit: in multiples of 32 clocks. (Only present in multi-rank configurations). FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>refresh_timer1_start_value_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Refresh Timer for Rank 0. (Only present in multi-rank configurations). Unit: in multiples of 32 clocks. FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_REFRESH_TIMER01@0XF80060A0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>8000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>CHE_REFRESH_TIMER01</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_T_ZQ">Register (<A href=#mod___slcr> slcr </A>)CHE_T_ZQ</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_T_ZQ</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_auto_zq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1=disable controller generation of ZQCS command. Co_gs_zq_calib_short can be used instead to control ZQ calibration commands. 0=internally generate ZQCS commands based on reg_ddrc_t_zq_short_interval_x1024 This is only present for implementations supporting DDR3 and LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_ddr3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Indicates operating in DDR2/DDR3 mode. Default value is set for DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_mod</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Mode register set command update delay (minimum the larger of 12 clock cycles or 15ns)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_zq_long_nop</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of cycles of NOP required after a ZQCL (ZQ calibration long) command is issued to DRAM. Units: Clock cycles This is only present for implementations supporting DDR3 and LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_zq_short_nop</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of cycles of NOP required after a ZQCS (ZQ calibration short) command is issued to DRAM. Units: Clock cycles This is only present for implementations supporting DDR3 and LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_T_ZQ@0XF80060A4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10200802</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ZQ parameters register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_T_ZQ_Short_Interval_Reg">Register (<A href=#mod___slcr> slcr </A>)CHE_T_ZQ_Short_Interval_Reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_T_ZQ_Short_Interval_Reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>t_zq_short_interval_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>cb73</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>cb73</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Average interval to wait between automatically issuing ZQCS (ZQ calibration short) commands to DDR3 devices. Meaningless if reg_ddrc_dis_auto_zq=1. Units: 1024 Clock cycles. Applicable for DDR3 and LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dram_rstn_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>69</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6900000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of cycles to assert DRAM reset signal during init sequence. Units: 1024 Clock cycles. Applicable for DDR3 only.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_T_ZQ_Short_Interval_Reg@0XF80060A8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>690cb73</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Misc parameters register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="deep_pwrdwn_reg">Register (<A href=#mod___slcr> slcr </A>)deep_pwrdwn_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>deep_pwrdwn_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>deeppowerdown_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 - Controller puts the DRAM into Deep Powerdown mode when the transaction store is empty. 0 - Brings Controller out of Deep Powerdown mode Present only in designs configured to support LPDDR or LPDDR2 FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>deeppowerdown_to_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1fe</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1fe</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Minimum deep power down time applicable only for LPDDR2. LPDDR exits from deep power down mode immediately after reg_ddrc_deeppowerdown_en is deasserted. For LPDDR2, Value from the spec is 500us. Units are in 1024 clock cycles. Present only in designs configured to support LPDDR or LPDDR2. FOR PERFORMANCE ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>deep_pwrdwn_reg@0XF80060AC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1fe</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Deep powerdown register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_2c">Register (<A href=#mod___slcr> slcr </A>)reg_2c</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_2c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_wrlvl_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write leveling maximum time. Specifies the maximum number of clock cycles that the controller will wait for a response (phy_dfi_wrlvl_resp) to a write leveling enable signal (ddrc_dfi_wrlvl_en). Only applicable when connecting to PHY's operating in 'PHY WrLvl Evaluation' mode. Typical value 0xFFF Units 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_rdlvl_max_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>fff000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read leveling maximum time. Specifies the maximum number of clock cycles that the controller will wait for a response (phy_dfi_rdlvl_resp) to a read leveling enable signal (ddrc_dfi_rdlvl_en or ddrc_dfi_rdlvl_gate_en). Only applicable when connecting to PHY's operating in 'PHY RdLvl Evaluation' mode. Typical value 0xFFF Units 1024 clocks</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_twrlvl_max_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When '1' indicates that the reg_ddrc_dfi_wrlvl_max_x1024 timer has timed out. This is a Clear-on-Write register. If write leveling timed out, an error is indicated by the DDRC and this bit gets set. The value is held until it is cleared. Clearing is done by writing a '0' to this register. Only present in designs that support DDR3.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_trdlvl_max_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When '1' indicates that the reg_ddrc_dfi_rdrlvl_max_x1024 timer has timed out. This is a Clear-on-Write register. If read leveling or gate training timed out, an error is indicated by the DDRC and this bit gets set. The value is held at that value until it is cleared. Clearing is done by writing a '0' to this register. Only present in designs that support DDR3 or LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_wr_level_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 = Write leveling mode has been enabled as part of init sequence; Valid only for DDR3 DFI designs 0 = Write leveling disabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_rd_dqs_gate_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 = Read DQS Gate Leveling mode has been enabled as part of init sequence; Valid only for DDR3 DFI designs 0= Read DQS gate leveling is disabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_rd_data_eye_train</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 = Read Data Eye training mode has been enabled as part of init sequence. Only present in designs that support DDR3 or LPDDR2 devices.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_2c@0XF80060B0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1cffffff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Training control register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_2d">Register (<A href=#mod___slcr> slcr </A>)reg_2d</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_2d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_2t_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the clock edge in which chip select (CSN) and CKE is asserted. Unsupported feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_skip_ocd</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register must be kept at 1'b1. 1'b0 is NOT supported. 1 - Indicates the controller to skip OCD adjustment step during DDR2 initialization. OCD_Default and OCD_Exit are performed instead. 0 - Not supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_pre_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting precharge bypass. When 1, disable bypass path for high priority precharges FOR DEBUG ONLY.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_2d@0XF80060B4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Misc Debug register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="dfi_timing">Register (<A href=#mod___slcr> slcr </A>)dfi_timing</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>dfi_timing</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_rddata_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time from the assertion of a READ command on the DFI interface to the assertion of the phy_dfi_rddata_en signal. Non-LPDDR -> RL-1 LPDDR -> RL Where RL is read latency of DRAM.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_ctrlup_min</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fe0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the minimum number of clock cycles that the ddrc_dfi_ctrlupd_req signal must be asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dfi_t_ctrlup_max</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies the maximum number of clock cycles that the ddrc_dfi_ctrlupd_req signal can assert.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>dfi_timing@0XF80060B8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>200066</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DFI timing register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_ECC_CONTROL_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_ECC_CONTROL_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_ECC_CONTROL_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Clear_Uncorrectable_DRAM_ECC_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Writing 1 to this bit will clear the uncorrectable log valid bit and the uncorrectable error counters.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Clear_Correctable_DRAM_ECC_error</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Writing 1 to this bit will clear the correctable log valid bit and the correctable error counters.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_ECC_CONTROL_REG_OFFSET@0XF80060C4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC error clear register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_CORR_ECC_LOG_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_CORR_ECC_LOG_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_CORR_ECC_LOG_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CORR_ECC_LOG_VALID</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Set to '1' when a correctable ECC error is captured. As long as this is '1' no further ECC errors will be captured. This is cleared when a '1' is written to register bit[1] of ECC CONTROL REGISTER (0x31)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ECC_CORRECTED_BIT_NUM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fe</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Indicator of the bit number syndrome in error for single-bit errors. The field is 7-bit wide to handle 72-bits of data. This is an encoded value with ECC bits placed in between data. The encoding is given in section 5.4 Correctable bit number from the lowest error lane is reported here. There are only 13-valid bits going to an ECC lane (8-data + 5-ECC). Only 4-bits are needed to encode a max value of d'13. Bit[7] of this register is used to indicate the exact byte lane. When a error happens, if CORR_ECC_LOG_COL[0] from register 0x33 is 1'b0, then the error happened in Lane 0 or 1. If CORR_ECC_LOG_COL[0] is 1'b1, then the error happened in Lane 2 or 3. Bit[7] of this register indicates whether the error is from upper or lower byte lane. If it is 0, then it is lower byte lane and if it is 1, then it is upper byte lane. Together with CORR_ECC_LOG_COL[0] and bit[7] of this register, the exact byte lane with correctable error can be determined.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_CORR_ECC_LOG_REG_OFFSET@0XF80060C8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC error correction register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_UNCORR_ECC_LOG_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_UNCORR_ECC_LOG_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_UNCORR_ECC_LOG_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060DC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNCORR_ECC_LOG_VALID</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Set to '1' when an uncorrectable ECC error is captured. As long as this is '1' no further ECC errors will be captured. This is cleared when a '1' is written to register bit[0] of ECC CONTROL REGISTER (0x31).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_UNCORR_ECC_LOG_REG_OFFSET@0XF80060DC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC unrecoverable error status register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="CHE_ECC_STATS_REG_OFFSET">Register (<A href=#mod___slcr> slcr </A>)CHE_ECC_STATS_REG_OFFSET</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHE_ECC_STATS_REG_OFFSET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STAT_NUM_CORR_ERR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Returns the number of correctable ECC errors seen since the last read. Counter saturates at max value. This is cleared when a '1' is written to register bit[1] of ECC CONTROL REGISTER (0x58).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STAT_NUM_UNCORR_ERR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Returns the number of un-correctable errors since the last read. Counter saturates at max value. This is cleared when a '1' is written to register bit[0] of ECC CONTROL REGISTER (0x58).</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CHE_ECC_STATS_REG_OFFSET@0XF80060F0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC error count register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ECC_scrub">Register (<A href=#mod___slcr> slcr </A>)ECC_scrub</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ECC_scrub</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80060F4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_ecc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DRAM ECC Mode. The only valid values that works for this project are 3'b000 (No ECC) and 3'b100 (SEC/DED over 1-beat). To run the design in ECC mode, set reg_ddrc_data_bus_width to 2'b01 (Half bus width) and reg_ddrc_ecc_mode to 3'b100. In this mode, there will be 16-data bits + 6-bit ECC on the DRAM bus. Controller must NOT be put in full bus width mode, when ECC is turned ON. 000 - No ECC, 001 - Reserved 010 - Parity 011 - Reserved 100 - SEC/DED over 1-beat 101 - SEC/DED over multiple beats 110 - Device Correction 111 - Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_scrub</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This feature is NOT supported. Only default value works. 1 - Disable ECC scrubs 0 - Enable ECC scrubs Valid only when reg_ddrc_ecc_mode = 3'b100.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ECC_scrub@0XF80060F4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>8</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>ECC mode/scrub register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rcvr_enable">Register (<A href=#mod___slcr> slcr </A>)phy_rcvr_enable</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rcvr_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006114</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dif_on</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive to IO receiver enable pins when turning it ON. When NOT in powerdown or self-refresh (when CKE=1) this value will be sent to the IOs to control receiver on/off. IOD is the size specified by the IO_DIFEN_SIZE parameter.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dif_off</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Value to drive to IO receiver enable pins when turning it OFF. When in powerdown or self-refresh (CKE=0) this value will be sent to the IOs to control receiver on/off. IOD is the size specified by the IO_DIFEN_SIZE parameter. Depending on the IO, one of these signals dif_on or dif_off can be used.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rcvr_enable@0XF8006114</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Phy receiver enable register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config">Register (<A href=#mod___slcr> slcr </A>)PHY_Config</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006118</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 1: data slice is valid. 0: read data responses are ignored. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_tx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 1: This Slice behaves as Transmitter for board loopback. 0: disable This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_rx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 1: This Slice behaves as Receiver for board loopback. 0: disable This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 2'b10; 1'b1: PRBS pattern shifted early by 1 bit. 1'b0: PRBS pattern without any shift.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 1'b1: sticky error flag is cleared 1'b0: No effect</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config@0XF8006118</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config">Register (<A href=#mod___slcr> slcr </A>)PHY_Config</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800611C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 1: data slice is valid. 0: read data responses are ignored. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_tx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 1: This Slice behaves as Transmitter for board loopback. 0: disable This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_rx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 1: This Slice behaves as Receiver for board loopback. 0: disable This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 2'b10; 1'b1: PRBS pattern shifted early by 1 bit. 1'b0: PRBS pattern without any shift.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 1'b1: sticky error flag is cleared 1'b0: No effect</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config@0XF800611C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config">Register (<A href=#mod___slcr> slcr </A>)PHY_Config</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006120</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 1: data slice is valid. 0: read data responses are ignored. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_tx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 1: This Slice behaves as Transmitter for board loopback. 0: disable This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_rx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 1: This Slice behaves as Receiver for board loopback. 0: disable This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 2'b10; 1'b1: PRBS pattern shifted early by 1 bit. 1'b0: PRBS pattern without any shift.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 1'b1: sticky error flag is cleared 1'b0: No effect</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config@0XF8006120</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="PHY_Config">Register (<A href=#mod___slcr> slcr </A>)PHY_Config</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PHY_Config</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006124</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_data_slice_in_use</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data bus width selection for Read FIFO RE generation. One bit for each data slice. 1: data slice is valid. 0: read data responses are ignored. Note: The Phy Data Slice 0 must always be enabled.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rdlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_inc_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>RESERVED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_tx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 1: This Slice behaves as Transmitter for board loopback. 0: disable This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_board_lpbk_rx</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External Board Loopback testing. 1: This Slice behaves as Receiver for board loopback. 0: disable This port must be set '0' always except when in external board level loopback test mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_shift_dq</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7fc0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Determines whether early shifting is required for a particular DQ bit when reg_phy_bist_mode is 2'b10; 1'b1: PRBS pattern shifted early by 1 bit. 1'b0: PRBS pattern without any shift.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_err_clr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Clear the mismatch error flag from the BIST Checker. 1'b1: sticky error flag is cleared 1'b0: No effect</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dq_offset</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Offset value from DQS to DQ. Default value: 0x40 (for 90 degree shift). This is only used when reg_phy_use_wr_level=1. #Note 1: When a port width (W) is multiple of N instances of Ranks or Slices, each instance will get W/N bits. Instance n will get (n+1)*(W/N) -1: n (W/N) bits where n (0, 1, to N-1) is the instance number of Rank or Slice.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>PHY_Config@0XF8006124</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7fffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>40000001</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800612C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>9c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio@0XF800612C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006130</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>9c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio@0XF8006130</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>27000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006134</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>9b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26c00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio@0XF8006134</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>26c00</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_init_ratio">Register (<A href=#mod___slcr> slcr </A>)phy_init_ratio</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006138</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wrlvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used by Write Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_gatelvl_init_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The user programmable init ratio used Gate Leveling FSM</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_init_ratio@0XF8006138</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>28800</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY init ratio register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006140</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for read DQS slave DLL with the value of the debug_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg@0XF8006140</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006144</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for read DQS slave DLL with the value of the debug_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg@0XF8006144</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006148</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for read DQS slave DLL with the value of the debug_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg@0XF8006148</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_rd_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_rd_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_rd_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800614C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for read DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Provide a default value of 0x40 for most applications</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for read DQS slave DLL with the value of the debug_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for read DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_rd_dqs_cfg@0XF800614C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>35</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY read DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006154</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg@0XF8006154</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006158</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg@0XF8006158</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7a</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800615C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg@0XF800615C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_wr_dqs_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_wr_dqs_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_wr_dqs_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006160</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>73</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>73</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write DQS slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for write DQS slave DLL with the value of the reg_phy_wr_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_dqs_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_dqs_slave_force is 1, replace delay/tap value for write DQS slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_wr_dqs_cfg@0XF8006160</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>73</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write DQS configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006168</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when fifo_we_X_force_mode is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the debug_fifo_we_in_delayX bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when debug_fifo_we_in_forceX is set to 1. R is the number of Ranks supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg@0XF8006168</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY fifo write enable configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800616C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when fifo_we_X_force_mode is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the debug_fifo_we_in_delayX bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when debug_fifo_we_in_forceX is set to 1. R is the number of Ranks supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg@0XF800616C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY fifo write enable configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006170</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when fifo_we_X_force_mode is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the debug_fifo_we_in_delayX bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when debug_fifo_we_in_forceX is set to 1. R is the number of Ranks supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg@0XF8006170</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY fifo write enable configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="phy_we_cfg">Register (<A href=#mod___slcr> slcr </A>)phy_we_cfg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>phy_we_cfg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006174</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f7</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value to be used when fifo_we_X_force_mode is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for fifo_we_X slave DLL with the value of the debug_fifo_we_in_delayX bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_fifo_we_in_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay value to be used when debug_fifo_we_in_forceX is set to 1. R is the number of Ranks supported.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>phy_we_cfg@0XF8006174</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f7</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY fifo write enable configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800617C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv@0XF800617C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv@0XF8006180</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ba</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006184</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bc</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bc</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv@0XF8006184</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bc</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="wr_data_slv">Register (<A href=#mod___slcr> slcr </A>)wr_data_slv</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>wr_data_slv</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006188</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>b3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>b3</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for write data slave DLL. This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for write data slave DLL with the value of the reg_phy_wr_data_slave_force bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_data_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_wr_data_slave_force is 1, replace delay/tap value for write data slave DLL with this value.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>wr_data_slv@0XF8006188</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>b3</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>PHY write data slave ratio configuration register for data slice 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_64">Register (<A href=#mod___slcr> slcr </A>)reg_64</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_64</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006190</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_loopback</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Loopback testing. 1: enable, 0: disable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bl2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved for future Use.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_at_spd_atpg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 = run scan test at full clock speed but with less coverage 0 = run scan test at slow clock speed but with high coverage During normal function mode, this port must be set 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable the internal BIST generation and checker logic when this port is set HIGH. Setting this port as 0 will stop the BIST generator/checker. In order to run BIST tests, this port must be set along with reg_phy_loopback.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_force_err</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register bit is used to check that BIST checker is not giving false pass. When this port is set 1, data bit gets inverted before sending out to the external memory and BIST checker must return a mismatch error.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_bist_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The mode bits select the pattern type generated by the BIST generator. All the patterns are transmitted continuously once enabled. 2'b00: constant pattern (0 repeated on each DQ bit) 2'b01: low freq pattern (00001111 repeated on each DQ bit) 2'b10: PRBS pattern (2^7-1 PRBS pattern repeated on each DQ bit) Each DQ bit always has same data value except when early shifting in PRBS mode is requested</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_invert_clkout</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Inverts the polarity of DRAM clock. 0: core clock is passed on to DRAM 1: inverted core clock is passed on to DRAM. Use this when CLK can arrive at a DRAM device ahead of DQS or coincidence with DQS based on boad topology. This effectively delays the CLK to the DRAM device by half -cycle, providing a CLK edge that DQS can align to during leveling.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_all_dq_mpr_rd_resp</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1=assume DRAM provides read response on all DQ bits. (In this mode, dq_in[7:0] are OR'd together and dq_in[15:8] are AND'd together.) 0=(default) best for DRAM read responses on only 1 DQ bit; works with reduced accuracy if DRAM provides read response on all bits. (In this mode dq_in[7:0] are OR'd together and dq_in[15:8] are OR'd together.)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_sel_logic</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects one of the two read leveling algorithms.'b0 = Select algorithm # 1'b1 = Select algorithm # 2 Please refer to Read Data Eye Training section in PHY User Guide for details about the Read Leveling algorithms</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_ratio</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffc00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Ratio value for address/command launch timing in phy_ctrl macro. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_force</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1: overwrite the delay/tap value for address/command timing slave DLL with the value of the reg_phy_rd_dqs_slave_delay bus.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>27:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fe00000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg_phy_rd_dqs_slave_force is 1, replace delay/tap value for address/command timing slave DLL with this value. This is a bit value, the remaining 2 bits are in register 0x65 bits[19:18].</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_rank0_delays</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>28:28</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Delay selection 1- Rank 0 delays are used for all ranks 0- Each Rank uses its own delay</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_lpddr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:29</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1= mobile/LPDDR DRAM device in use. 0=non-LPDDR DRAM device in use.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_cmd_latency</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>30:30</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If set to 1, command comes to phy_ctrl through a flop.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_int_lpbk</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:31</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1=enables the PHY internal loopback for DQ,DQS,DM before Ios. By default must be 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_64@0XF8006190</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>10040080</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Training control register (2)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="reg_65">Register (<A href=#mod___slcr> slcr </A>)reg_65</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_65</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006194</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_wr_rl_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This delay determines when to select the active rank's ratio logic delay for Write Data and Write DQS slave delay lines after PHY receives a write command at Control Interface. The programmed value must be (Write Latency - 4) with a minimum value of 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_rd_rl_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This delay determines when to select the active rank's ratio logic delay for Read Data and Read DQS slave delay lines after PHY receives a read command at Control Interface. The programmed value must be (Read Latency - 3) with a minimum value of 1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dll_lock_diff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3c00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3c00</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>The Maximum number of delay line taps variation allowed while maintaining the master DLL lock. When the PHY is in locked state and the variation on the clock exceeds the variation indicated by the register, the lock signal is deasserted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_wr_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Leveling training control. 0: Use register programmed ratio values 1: Use ratio for delay line calculated by write leveling Note: This is a Synchronous dynamic signal that requires timing closure.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_rd_dqs_gate_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read DQS Gate training control. 0: Use register programmed ratio values 1: Use ratio for delay line calculated by DQS gate leveling Note: This is a Synchronous dynamic signal that requires timing closure.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_use_rd_data_eye_level</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Read Data Eye training control. 0: Use register programmed ratio values 1: Use ratio for delay line calculated by data eye leveling Note: This is a Synchronous dynamic signal that requires timing closure</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_dis_calib_rst</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the dll_calib (internally generated) signal from resetting the Read Capture FIFO pointers and portions of phy_data. Note: dll_calib is (i) generated by dfi_ctrl_upd_req or (ii) by the PHY when it detects that the clock frequency variation has exceeded the bounds set by reg_phy_dll_lock_diff or (iii) periodically throughout the leveling process. dll_calib will update the slave DL with PVT-compensated values according to master DLL outputs</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_phy_ctrl_slave_delay</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>If reg-phy_rd_dqs_slave_force is 1, replace delay/tap value for address/command timing slave DLL with this value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>reg_65@0XF8006194</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1fc82</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Training control register (3)</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="page_mask">Register (<A href=#mod___slcr> slcr </A>)page_mask</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>page_mask</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006204</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_page_addr_mask</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This register must be set based on the value programmed on the reg_ddrc_addrmap_* registers. Set the Column address bits to 0. Set the Page and Bank address bits to 1. This is used for calculating page_match inside the slave modules in Arbiter. The page_match is considered during the arbitration process. This mask applies to 64-bit address and not byte address. Setting this value to 0 disables transaction prioritization based on page/bank match.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>page_mask@0XF8006204</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Page mask register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006208</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_rmw_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FEATURE NOT SUPPORTED. Only 16-bit data aligned transfers allowed when ECC is used. All commands issued as Writes. No RMW support. Disable RMW command generated for this Port 1 - Disable RMW feature 0 - Enable RMW feature When Enabled and ECC mode is set all Write command generated by this port will be RMW.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port@0XF8006208</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>803ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800620C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_rmw_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FEATURE NOT SUPPORTED. Only 16-bit data aligned transfers allowed when ECC is used. All commands issued as Writes. No RMW support. Disable RMW command generated for this Port 1 - Disable RMW feature 0 - Enable RMW feature When Enabled and ECC mode is set all Write command generated by this port will be RMW.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port@0XF800620C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>803ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006210</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_rmw_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FEATURE NOT SUPPORTED. Only 16-bit data aligned transfers allowed when ECC is used. All commands issued as Writes. No RMW support. Disable RMW command generated for this Port 1 - Disable RMW feature 0 - Enable RMW feature When Enabled and ECC mode is set all Write command generated by this port will be RMW.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port@0XF8006210</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>803ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_wr_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_wr_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_wr_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006214</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Write Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Write Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_wr_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_rmw_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FEATURE NOT SUPPORTED. Only 16-bit data aligned transfers allowed when ECC is used. All commands issued as Writes. No RMW support. Disable RMW command generated for this Port 1 - Disable RMW feature 0 - Enable RMW feature When Enabled and ECC mode is set all Write command generated by this port will be RMW.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_wr_port@0XF8006214</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>803ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for write port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006218</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port@0XF8006218</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800621C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port@0XF800621C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006220</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port@0XF8006220</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="axi_priority_rd_port">Register (<A href=#mod___slcr> slcr </A>)axi_priority_rd_port</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>axi_priority_rd_port</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006224</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_pri_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Priority of this Read Port n. Value in this register used to load the aging counters (when respective port request is asserted and grant is generated to that port). These register can be reprogrammed to set priority of each port. Lower the value more will be priority given to the port. For example if 0x82 (port 0) value is set to 'h3FF, and 0x83 (port 1) is set to 'h0FF, and both port0 and port1 have requests, in this case port1 will get high priority and grant will be given to port1.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_aging_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable aging for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_disable_urgent_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable urgent for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_dis_page_match_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable the page match feature.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_arb_set_hpr_rd_portn</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable reads to be generated as HPR for this Read Port.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>axi_priority_rd_port@0XF8006224</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f03ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>3ff</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>AXI Priority control for read port 0.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl0">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_lpddr2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1=LPDDR2 DRAM device in Use. 0=non-LPDDR2 device in use Present only in designs configured to support LPDDR2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_per_bank_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1:Per bank refresh 0:All bank refresh Per bank refresh allows traffic to flow to other banks. Per bank refresh is not supported on all LPDDR2 devices. Present only in designs configured to support LPDDR2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_derate_enable</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>0: Timing parameter derating is disabled. 1: Timing parameter derating is enabled using MR4 read value. Present only in designs configured to support LPDDR2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr4_margin</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UNUSED</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl0@0XF80062A8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff7</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 0 Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl1">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_mr4_read_interval</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Interval between two MR4 reads, USED to derate the timing parameters. Present only in designs configured to support LPDDR2.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl1@0XF80062AC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 1 Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl2">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl2</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_min_stable_clock_x1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time to wait after the first CKE high, tINIT2. Present only in designs configured to support LPDDR2. Units: 1 clock cycle. LPDDR2 typically requires 5 x tCK delay.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_idle_after_reset_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>120</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Idle time after the reset command, tINIT4. Present only in designs configured to support LPDDR2. Units: 32 clock cycles.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_t_mrw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>5</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Time to wait during load mode register writes. Present only in designs configured to support LPDDR2. LPDDR2 typically requires value of 5.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl2@0XF80062B0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>5125</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 2 Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="lpddr_ctrl3">Register (<A href=#mod___slcr> slcr </A>)lpddr_ctrl3</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>lpddr_ctrl3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80062B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_max_auto_init_x1024</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>a8</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>a8</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maximum duration of the auto initialization, tINIT5. Present only in designs configured to support LPDDR2. Units: 1024 clock cycles. LPDDR2 typically requires 10 us.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dev_zqinit_x32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3ff00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>ZQ initial calibration, tZQINIT. Present only in designs configured to support LPDDR2. Units: 32 clock cycles. LPDDR2 typically requires 1 us.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>lpddr_ctrl3@0XF80062B4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12a8</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>LPDDR2 Control 3 Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>POLL ON DCI STATUS</H1>
+<H2><a name="DDRIOB_DCI_STATUS">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_STATUS</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_STATUS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B74</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DONE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI done signal</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_STATUS@0XF8000B74</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>UNLOCK DDR</H1>
+<H2><a name="ddrc_ctrl">Register (<A href=#mod___slcr> slcr </A>)ddrc_ctrl</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_ctrl</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_soft_rstb</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Active low soft reset. 0 = Resets the controller 1 = Takes the controller out of reset Note: Controller must be taken out of reset only after all other registers have been programmed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_powerdown_en</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controller power down control. 0 = DDRC powerdown disabled 1 = the controller goes into power down after a programmable number of cycles 'Maximum idle clocks before power down' (reg_ddrc_powerdown_to_x32). Note: This register bit may be reprogrammed during the course of normal operation.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_data_bus_width</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDR bus width control 00 = 32 bit DDR bus 01 = 16 bit DDR bus 1x = reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_burst8_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Refresh timeout register. Programmed value plus one will be the number of refresh timeouts that will be allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes; therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for burst_of_N_refresh slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes. 0 = single refresh 1 = burst-of-2 . 7 = burst-of-8 refresh</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_rdwr_idle_gap</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When the preferred transaction store is empty for this many clock cycles, switch to the alternate transaction store if it is non-empty. The read transaction store (both high and low priority) is the default preferred transaction store and the write transaction store is the alternate store. When 'Prefer write over read' is set this is reversed.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_rd_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting read bypass. For Debug only. 0 = Do not disable bypass path for high priority read page hits. 1 = disable bypass path for high priority read page hits.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_act_bypass</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:15</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Only present in designs supporting activate bypass. For Debug only. 0 = Do not disable bypass path for high priority read activates. 1 = disable bypass path for high priority read activates.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reg_ddrc_dis_auto_refresh</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Disable auto-refresh. 0 = do not disable auto-refresh generated by the controller. This input is changeable on the fly. 1 = disable auto-refresh generated by the controller. This input is changeable on the fly. Note: When this transitions from 0 to 1, any pending refreshes will be immediately scheduled by the controller.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>ddrc_ctrl@0XF8006000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>81</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRC Control Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>CHECK DDR STATUS</H1>
+<H2><a name="mode_sts_reg">Register (<A href=#mod___slcr> slcr </A>)mode_sts_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>mode_sts_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8006054</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ddrc_reg_operating_mode</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Gives the status of the controller. 0 = DDRC Init 1 = Normal operation 2 = Power-down mode 3 = Self-refresh mode 4 and above = deep power down mode (LPDDR2 only)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>mode_sts_reg@0XF8006054</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>tobe</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_mio_init_data_1_0">ps7_mio_init_data_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_ADDR0">
+DDRIOB_ADDR0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Address 0 Configuartion Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_ADDR1">
+DDRIOB_ADDR1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B44</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Address 1 Configuration Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA0">
+DDRIOB_DATA0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Data 0 Configuration Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA1">
+DDRIOB_DATA1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Data 1 Configuration Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF0">
+DDRIOB_DIFF0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Differential DQS 0 Configuration Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF1">
+DDRIOB_DIFF1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Differential DQS 1 Configuration Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_CLOCK">
+DDRIOB_CLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B58</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Differential Clock Configuration Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_ADDR">
+DDRIOB_DRIVE_SLEW_ADDR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B5C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Drive Slew Address Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_DATA">
+DDRIOB_DRIVE_SLEW_DATA
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Drive Slew Data Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_DIFF">
+DDRIOB_DRIVE_SLEW_DIFF
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B64</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Drive Slew Differential Strobe Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DRIVE_SLEW_CLOCK">
+DDRIOB_DRIVE_SLEW_CLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B68</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Drive Slew Clcok Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DDR_CTRL">
+DDRIOB_DDR_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B6C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB DDR Control Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DCI_CTRL">
+DDRIOB_DCI_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DCI_CTRL">
+DDRIOB_DCI_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DCI_CTRL">
+DDRIOB_DCI_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_00">
+MIO_PIN_00
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000700</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_01">
+MIO_PIN_01
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000704</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_02">
+MIO_PIN_02
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000708</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 2</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_03">
+MIO_PIN_03
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800070C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 3</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_04">
+MIO_PIN_04
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000710</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 4</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_05">
+MIO_PIN_05
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000714</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 5</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_06">
+MIO_PIN_06
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000718</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 6</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_07">
+MIO_PIN_07
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800071C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 7</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_08">
+MIO_PIN_08
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000720</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 8</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_09">
+MIO_PIN_09
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000724</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 9</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_10">
+MIO_PIN_10
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000728</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 10</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_11">
+MIO_PIN_11
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800072C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 11</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_12">
+MIO_PIN_12
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000730</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 12</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_13">
+MIO_PIN_13
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000734</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 13</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_14">
+MIO_PIN_14
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000738</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 14</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_15">
+MIO_PIN_15
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800073C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 15</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_16">
+MIO_PIN_16
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000740</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 16</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_17">
+MIO_PIN_17
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000744</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 17</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_18">
+MIO_PIN_18
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000748</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 18</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_19">
+MIO_PIN_19
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800074C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 19</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_20">
+MIO_PIN_20
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000750</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 20</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_21">
+MIO_PIN_21
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000754</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 21</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_22">
+MIO_PIN_22
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000758</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 22</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_23">
+MIO_PIN_23
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800075C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 23</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_24">
+MIO_PIN_24
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000760</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 24</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_25">
+MIO_PIN_25
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000764</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 25</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_26">
+MIO_PIN_26
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000768</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 26</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_27">
+MIO_PIN_27
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800076C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 27</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_28">
+MIO_PIN_28
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000770</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 28</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_29">
+MIO_PIN_29
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000774</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 29</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_30">
+MIO_PIN_30
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000778</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 30</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_31">
+MIO_PIN_31
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800077C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 31</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_32">
+MIO_PIN_32
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000780</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 32</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_33">
+MIO_PIN_33
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000784</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_34">
+MIO_PIN_34
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000788</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 34</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_35">
+MIO_PIN_35
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800078C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 35</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_36">
+MIO_PIN_36
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000790</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 36</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_37">
+MIO_PIN_37
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000794</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 37</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_38">
+MIO_PIN_38
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000798</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 38</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_39">
+MIO_PIN_39
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800079C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 39</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_40">
+MIO_PIN_40
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 40</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_41">
+MIO_PIN_41
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 41</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_42">
+MIO_PIN_42
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 42</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_43">
+MIO_PIN_43
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 43</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_44">
+MIO_PIN_44
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 44</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_45">
+MIO_PIN_45
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 45</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_46">
+MIO_PIN_46
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 46</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_47">
+MIO_PIN_47
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007BC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 47</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_48">
+MIO_PIN_48
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 48</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_49">
+MIO_PIN_49
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 49</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_50">
+MIO_PIN_50
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 50</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_51">
+MIO_PIN_51
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007CC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 51</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_52">
+MIO_PIN_52
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 52</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MIO_PIN_53">
+MIO_PIN_53
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>MIO Control for Pin 53</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SD0_WP_CD_SEL">
+SD0_WP_CD_SEL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000830</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO 0 WP CD select register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_mio_init_data_1_0">ps7_mio_init_data_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the unlock key value of 0xDF0D, the write protection mode is disabled. All registers defined in SLCR are writeable until locked again through the SLCR_LOCK register. A read of this register always returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>OCM REMAPPING</H1>
+<H1>DDRIOB SETTINGS</H1>
+<H2><a name="DDRIOB_ADDR0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_ADDR0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_ADDR0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0- low power mode. 1- high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00 - Input off, reads 0. 01 - Vref based differential reciever for SSTL, HSTL. 10 - Differential input reciever. 11- LVCMOS reviever.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00 - DCI Disabled 01 - DCI Drive (HSTL12_DCI) 10 - Reserved 11 - DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00 - ibuf 01 - reserved 10 - reserved 11 - obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0 - no pullup 1 - pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_ADDR0@0XF8000B40</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Address 0 Configuartion Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_ADDR1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_ADDR1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_ADDR1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B44</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0- low power mode. 1- high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00 - Input off, reads 0. 01 - Vref based differential reciever for SSTL, HSTL. 10 - Differential input reciever. 11- LVCMOS reviever.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00 - DCI Disabled 01 - DCI Drive (HSTL12_DCI) 10 - Reserved 11 - DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00 - ibuf 01 - reserved 10 - reserved 11 - obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0 - no pullup 1 - pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_ADDR1@0XF8000B44</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Address 1 Configuration Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DATA0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0- low power mode. 1- high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00 - Input off, reads 0. 01 - Vref based differential reciever for SSTL, HSTL. 10 - Differential input reciever. 11- LVCMOS reviever.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00 - DCI Disabled 01 - DCI Drive (HSTL12_DCI) 10 - Reserved 11 - DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00 - ibuf 01 - reserved 10 - reserved 11 - obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0 - no pullup 1 - pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA0@0XF8000B48</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>672</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Data 0 Configuration Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DATA1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0- low power mode. 1- high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00 - Input off, reads 0. 01 - Vref based differential reciever for SSTL, HSTL. 10 - Differential input reciever. 11- LVCMOS reviever.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00 - DCI Disabled 01 - DCI Drive (HSTL12_DCI) 10 - Reserved 11 - DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00 - ibuf 01 - reserved 10 - reserved 11 - obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0 - no pullup 1 - pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA1@0XF8000B4C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>672</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Data 1 Configuration Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0- low power mode. 1- high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00 - Input off, reads 0. 01 - Vref based differential reciever for SSTL, HSTL. 10 - Differential input reciever. 11- LVCMOS reviever.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00 - DCI Disabled 01 - DCI Drive (HSTL12_DCI) 10 - Reserved 11 - DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00 - ibuf 01 - reserved 10 - reserved 11 - obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0 - no pullup 1 - pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF0@0XF8000B50</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>674</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Differential DQS 0 Configuration Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0- low power mode. 1- high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00 - Input off, reads 0. 01 - Vref based differential reciever for SSTL, HSTL. 10 - Differential input reciever. 11- LVCMOS reviever.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00 - DCI Disabled 01 - DCI Drive (HSTL12_DCI) 10 - Reserved 11 - DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00 - ibuf 01 - reserved 10 - reserved 11 - obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0 - no pullup 1 - pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF1@0XF8000B54</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>674</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Differential DQS 1 Configuration Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_CLOCK">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_CLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_CLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B58</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_POWER</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB input amp power mode. 0- low power mode. 1- high performance mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INP_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Input buffer controls. 00 - Input off, reads 0. 01 - Vref based differential reciever for SSTL, HSTL. 10 - Differential input reciever. 11- LVCMOS reviever.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCI_UPDATE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri State Termination Enabled 0 - disabled 1 - enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DCR_TYPE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update 00 - DCI Disabled 01 - DCI Drive (HSTL12_DCI) 10 - Reserved 11 - DCI Termination (SSTL15_T_DCI)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OUTPUT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables output mode to enable output ties to 00 - ibuf 01 - reserved 10 - reserved 11 - obuf</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>enables pullup on output 0 - no pullup 1 - pullup enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_CLOCK@0XF8000B58</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Differential Clock Configuration Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_ADDR">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_ADDR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_ADDR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B5C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO drive strength for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO drive strength for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO slew rate for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>180000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO slew rate for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Test Control 000 - Normal Operation 001 : 111 - Test Mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Program the rterm</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_ADDR@0XF8000B5C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>18c068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Drive Slew Address Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_DATA">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_DATA</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_DATA</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO drive strength for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO drive strength for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO slew rate for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO slew rate for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Test Control 000 - Normal Operation 001 : 111 - Test Mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Program the rterm</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_DATA@0XF8000B60</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f98068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Drive Slew Data Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_DIFF">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_DIFF</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_DIFF</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B64</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO drive strength for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO drive strength for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO slew rate for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO slew rate for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Test Control 000 - Normal Operation 001 : 111 - Test Mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Program the rterm</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_DIFF@0XF8000B64</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f98068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Drive Slew Differential Strobe Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DRIVE_SLEW_CLOCK">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DRIVE_SLEW_CLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DRIVE_SLEW_CLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B68</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>68</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO drive strength for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRIVE_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO drive strength for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_P</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>18000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO slew rate for the P devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLEW_N</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>f80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Programs the DDRIO slew rate for the N devices</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>GTL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Test Control 000 - Normal Operation 001 : 111 - Test Mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RTERM</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:27</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f8000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Program the rterm</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DRIVE_SLEW_CLOCK@0XF8000B68</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f98068</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Drive Slew Clcok Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DDR_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DDR_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DDR_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B6C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_INT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables VREF internal generator</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1e</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Specifies DDR IOB Vref generator output 0001 - VREF = 0.6V for LPDDR2 with 1.2V IO 0010 - VREF = 0.675V for LPDDR3 1.35 V IO 0100 - VREF = 0.75V for DDR3 with 1.5V IO 1000 - VREF = 0.90V for DDR2 with 1.8V IO</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_EXT_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>60</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables External VREF input X0 - Disable External VREF for lower 16 bits X1 - Enable External VREF for lower 16 bits 0X - Disable External VREF for upper 16 bits 1X - Enable External VREF for upper 16 bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VREF_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables VREF pull-up resistors X0 - Disable VREF pull-up for lower 16 bits X1 - Enable VREF pull-up for lower 16 bits 0X - Disable VREF pull-up for upper 16 bits 1X - Enable VREF pull-up for upper 16 bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>REFIO_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables VRP,VRN 0 - VRP/VRN not used 1 - VRP/VRN used as refio</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>REFIO_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables VRP,VRN pull-up resistors 0 -no pull-up 1 - enable pull-up resistors</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DRST_B_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables pull-up resistors 0 -no pull-up 1 - enable pull-up resistors</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CKE_PULLUP_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>14:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables pull-up resistors 0 -no pull-up 1 - enable pull-up resistors</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DDR_CTRL@0XF8000B6C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>73ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>260</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB DDR Control Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ASSERT RESET</H1>
+<H2><a name="DDRIOB_DCI_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>At least toggle once to initialise flops in DCI system</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRN_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRN output value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_CTRL@0XF8000B70</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>21</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>21</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DEASSERT RESET</H1>
+<H2><a name="DDRIOB_DCI_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>At least toggle once to initialise flops in DCI system</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRN_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRN output value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_CTRL@0XF8000B70</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>21</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DCI_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DCI_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DCI_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B70</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RESET</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>At least toggle once to initialise flops in DCI system</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>1 if any iob's use a terminate type, or if dci test block used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRP_TRI</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRP tristate value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRN_TRI</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRN tristate value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRP_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRP output value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>VRN_OUT</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>VRN output value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NREF_OPT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NREF_OPT2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>700</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NREF_OPT4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PREF_OPT1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PREF_OPT2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UPDATE_CONTROL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DCI Update</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INIT_COMPLETE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>test Internal to IO bank</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TST_CLK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Emulate DCI clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TST_HLN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Emulate comparator output (VRN)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TST_HLP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Emulate comparator output (VRP)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TST_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>25:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Emulate Reset</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>INT_DCI_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>26:26</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Need explanation here</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DCI_CTRL@0XF8000B70</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>7ffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>823</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB DCI configuration</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MIO PROGRAMMING</H1>
+<H2><a name="MIO_PIN_00">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_00</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_00</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000700</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi_sel, Output, qspi_n_ss_out_upper- (QSPI Upper select)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= smc_cs0, Output, smc_sram_cs_n[0]- (SRAM CS0) 2= nand_cs, Output, smc_nand_cs_n- (NAND chip select) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[0]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[0]- (GPIO bank 0) 1= Not Used 2= Not Used 3= Not Used 4= Not Used 5= Not Used 6= Not Used 7= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_00@0XF8000700</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 0</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_01">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_01</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_01</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000704</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi_sel, Output, qspi_n_ss_out- (QSPI Select)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= smc_a25, Output, smc_sram_add[25]- (SRAM Address) 2= smc_cs1, Output, smc_sram_cs_n[1]- (SRAM CS1) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[1]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[1]- (GPIO bank 0) 1= Not Used 2= Not Used 3= Not Used 4= Not Used 5= Not Used 6= Not Used 7= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_01@0XF8000704</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_02">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_02</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_02</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000708</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Output, qspi_mo_mo0- (QSPI Databus) 1= qspi, Input, qspi_si_mi0- (QSPI Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[8]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_clk- (SRAM Clock) 2= nand, Output, smc_nand_ale- (NAND Address Latch Enable) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[2]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[2]- (GPIO bank 0) 1= Not Used 2= Not Used 3= Not Used 4= Not Used 5= Not Used 6= Not Used 7= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled Pull-up disabled by default as this pin is used for mode[0]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_02@0XF8000708</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 2</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_03">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_03</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_03</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800070C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi_mi1- (QSPI Databus) 1= qspi, Output, qspi_so_mo1- (QSPI Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[9]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Input, smc_sram_data_in[0]- (SRAM Data) = sram_nor, Output, smc_sram_data_out[0]- (SRAM Data) 2= nand, Output, smc_nand_we_b- (NAND Write Enable) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[3]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[3]- (GPIO bank 0) 1= Not Used 2= Not Used 3= Not Used 4= Not Used 5= Not Used 6= Not Used 7= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled Pull-up disabled by default as this pin is used for mode[1]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_03@0XF800070C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 3</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_04">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_04</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_04</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000710</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi2- (QSPI Databus) 1= qspi, Output, qspi_mo2- (QSPI Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[10]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Input, smc_sram_data_in[1]- (SRAM Data) = sram_nor, Output, smc_sram_data_out[1]- (SRAM Data) 2= nand, Input, smc_nand_data_in[2]- (NAND Data Bus) = nand, Output, smc_nand_data_out[2]- (NAND Data Bus) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[4]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[4]- (GPIO bank 0) 1= Not Used 2= Not Used 3= Not Used 4= Not Used 5= Not Used 6= Not Used 7= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled Pull-up disabled by default as this pin is used for mode[2]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_04@0XF8000710</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 4</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_05">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_05</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_05</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000714</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi3- (QSPI Databus) 1= qspi, Output, qspi_mo3- (QSPI Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[11]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Input, smc_sram_data_in[2]- (SRAM Data) = sram_nor, Output, smc_sram_data_out[2]- (SRAM Data) 2= nand, Input, smc_nand_data_in[0]- (NAND Data Bus) = nand, Output, smc_nand_data_out[0]- (NAND Data Bus) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[5]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[5]- (GPIO bank 0) 1= Not Used 2= Not Used 3= Not Used 4= Not Used 5= Not Used 6= Not Used 7= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled Pull-up disabled by default as this pin is used for mode[3]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_05@0XF8000714</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 5</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_06">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_06</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_06</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000718</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Output, qspi_sclk_out- (QSPI Clock)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[12]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Input, smc_sram_data_in[3]- (SRAM Data) = sram_nor, Output, smc_sram_data_out[3]- (SRAM Data) 2= nand, Input, smc_nand_data_in[1]- (NAND Data Bus) = nand, Output, smc_nand_data_out[1]- (NAND Data Bus) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[6]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[6]- (GPIO bank 0) 1= Not Used 2= Not Used 3= Not Used 4= Not Used 5= Not Used 6= Not Used 7= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled Pull-up disabled by default as this pin is used for mode[4]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_06@0XF8000718</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 6</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_07">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_07</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_07</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800071C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[13]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_oe_b- (SRAM Output enable) 2= nand, Output, smc_nand_cle- (NAND Command Latch Enable) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Output, gpio_0_pin_out[7]- (GPIO bank 0) 1= Not Used 2= Not Used 3= Not Used 4= Not Used 5= Not Used 6= Not Used 7= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled Pull-up disabled by default as this pin is used for vcfg[0]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_07@0XF800071C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 7</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_08">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_08</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_08</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000720</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Output, qspi_clk_for_lpbk- (QSPI Clock to be fed-back)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[14]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_we_b- (SRAM Write enable) 2= nand, Output, smc_nand_re_b- (NAND Read Enable) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Output, gpio_0_pin_out[8]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= Not Used 3= Not Used 4= Not Used 5= Not Used 6= Not Used 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled Pull-up disabled by default as this pin is used for vcfg[1]</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_08@0XF8000720</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>602</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 8</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_09">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_09</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_09</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000724</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Output, qspi_sclk_out_upper- (QSPI Upper Clock)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[15]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Input, smc_sram_data_in[6]- (SRAM Data) = sram_nor, Output, smc_sram_data_out[6]- (SRAM Data) 2= nand, Input, smc_nand_data_in[4]- (NAND Data Bus) = nand, Output, smc_nand_data_out[4]- (NAND Data Bus) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[9]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[9]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= Not Used 3= Not Used 4= Not Used 5= Not Used 6= Not Used 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_09@0XF8000724</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 9</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_10">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_10</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_10</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000728</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi_upper[0]- (QSPI Upper Databus) 1= qspi, Output, qspi_mo_upper[0]- (QSPI Upper Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[2]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Input, smc_sram_data_in[7]- (SRAM Data) = sram_nor, Output, smc_sram_data_out[7]- (SRAM Data) 2= nand, Input, smc_nand_data_in[5]- (NAND Data Bus) = nand, Output, smc_nand_data_out[5]- (NAND Data Bus) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[10]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[10]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= Not Used 4= sd1, Input, sd1_data_in[0]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[0]- (4-bit Data bus) 5= spi1, Output, spi1_mo- (MOSI signal) 5= spi1, Input, spi1_si- (MOSI signal) 6= Not Used 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_10@0XF8000728</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 10</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_11">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_11</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_11</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800072C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi_upper[1]- (QSPI Upper Databus) 1= qspi, Output, qspi_mo_upper[1]- (QSPI Upper Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[3]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Input, smc_sram_data_in[4]- (SRAM Data) = sram_nor, Output, smc_sram_data_out[4]- (SRAM Data) 2= nand, Input, smc_nand_data_in[6]- (NAND Data Bus) = nand, Output, smc_nand_data_out[6]- (NAND Data Bus) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[11]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[11]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= Not Used 4= sd1, Input, sd1_cmd_in- (Command Indicator) 4= sd1, Output, sd1_cmd_out- (Command Indicator) 5= spi1, Input, spi1_mi- (MISO signal) 5= spi1, Output, spi1_so- (MISO signal) 6= Not Used 7= ua0, Output, ua0_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_11@0XF800072C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 11</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_12">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_12</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_12</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000730</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi_upper[2]- (QSPI Upper Databus) 1= qspi, Output, qspi_mo_upper[2]- (QSPI Upper Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_ctl, Output, traceclk- (Trace Port Clock)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Input, smc_sram_wait- (SRAM Wait State indicator) 2= nand, Input, smc_nand_data_in[7]- (NAND Data Bus) = nand, Output, smc_nand_data_out[7]- (NAND Data Bus) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[12]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[12]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= Not Used 4= sd1, Input, sd1_clk_in- (SDSDIO clock) 4= sd1, Output, sd1_clk_out- (SDSDIO clock) 5= spi1, Input, spi1_sclk_in- (SPI Clock) 5= spi1, Output, spi1_sclk_out- (SPI Clock) 6= Not Used 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_12@0XF8000730</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 12</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_13">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_13</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_13</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000734</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi_upper[3]- (QSPI Upper Databus) 1= qspi, Output, qspi_mo_upper[3]- (QSPI Upper Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_ctl, Output, tracectl- (Trace Port Control Signal)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Input, smc_sram_data_in[5]- (SRAM Data) = sram_nor, Output, smc_sram_data_out[5]- (SRAM Data) 2= nand, Input, smc_nand_data_in[3]- (NAND Data Bus) = nand, Output, smc_nand_data_out[3]- (NAND Data Bus) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[13]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[13]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= Not Used 4= sd1, Input, sd1_data_in[1]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[1]- (4-bit Data bus) 5= spi1, Input, spi1_n_ss_in- (SPI Master Selects) 5= spi1, Output, spi1_n_ss_out[0]- (SPI Master Selects) 6= Not Used 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_13@0XF8000734</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 13</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_14">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_14</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_14</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000738</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[0]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Input, smc_sram_fbclk- (SRAM Feedback Clock) 2= nand, Input, smc_nand_busy- (NAND Busy) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[14]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[14]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= wdt, Input, wdt_clk_in- (Watch Dog Timer Input clock) 4= sd1, Input, sd1_data_in[2]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[2]- (4-bit Data bus) 5= spi1, Output, spi1_n_ss_out[1]- (SPI Master Selects) 6= Not Used 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_14@0XF8000738</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 14</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_15">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_15</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_15</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800073C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[1]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[0]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[15]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[15]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= wdt, Output, wdt_rst_out- (Watch Dog Timer Output clock) 4= sd1, Input, sd1_data_in[3]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[3]- (4-bit Data bus) 5= spi1, Output, spi1_n_ss_out[2]- (SPI Master Selects) 6= Not Used 7= ua0, Output, ua0_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>600</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_15@0XF800073C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1600</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 15</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_16">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_16</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_16</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000740</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_tx_clk- (TX RGMII clock)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[4]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[1]- (SRAM Address) 2= nand, Input, smc_nand_data_in[8]- (NAND Data Bus) = nand, Output, smc_nand_data_out[8]- (NAND Data Bus) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[16]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[16]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= Not Used 4= sd0, Input, sd0_clk_in- (SDSDIO clock) 4= sd0, Output, sd0_clk_out- (SDSDIO clock) 5= spi0, Input, spi0_sclk_in- (SPI Clock) 5= spi0, Output, spi0_sclk_out- (SPI Clock) 6= ttc1, Output, ttc1_wave_out- (TTC waveform clock) 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_16@0XF8000740</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 16</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_17">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_17</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_17</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000744</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_txd[0]- (TX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[5]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[2]- (SRAM Address) 2= nand, Input, smc_nand_data_in[9]- (NAND Data Bus) = nand, Output, smc_nand_data_out[9]- (NAND Data Bus) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[17]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[17]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= Not Used 4= sd0, Input, sd0_cmd_in- (Command Indicator) 4= sd0, Output, sd0_cmd_out- (Command Indicator) 5= spi0, Input, spi0_mi- (MISO signal) 5= spi0, Output, spi0_so- (MISO signal) 6= ttc1, Input, ttc1_clk_in- (TTC input clock) 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_17@0XF8000744</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 17</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_18">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_18</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_18</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000748</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_txd[1]- (TX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[6]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[3]- (SRAM Address) 2= nand, Input, smc_nand_data_in[10]- (NAND Data Bus) = nand, Output, smc_nand_data_out[10]- (NAND Data Bus) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[18]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[18]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= Not Used 4= sd0, Input, sd0_data_in[0]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[0]- (4-bit Data bus) 5= spi0, Input, spi0_n_ss_in- (SPI Master Selects) 5= spi0, Output, spi0_n_ss_out[0]- (SPI Master Selects) 6= ttc0, Output, ttc0_wave_out- (TTC waveform clock) 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_18@0XF8000748</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 18</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_19">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_19</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_19</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800074C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_txd[2]- (TX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[7]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[4]- (SRAM Address) 2= nand, Input, smc_nand_data_in[11]- (NAND Data Bus) = nand, Output, smc_nand_data_out[11]- (NAND Data Bus) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[19]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[19]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= Not Used 4= sd0, Input, sd0_data_in[1]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[1]- (4-bit Data bus) 5= spi0, Output, spi0_n_ss_out[1]- (SPI Master Selects) 6= ttc0, Input, ttc0_clk_in- (TTC input clock) 7= ua0, Output, ua0_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_19@0XF800074C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 19</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_20">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_20</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_20</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000750</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_txd[3]- (TX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[5]- (SRAM Address) 2= nand, Input, smc_nand_data_in[12]- (NAND Data Bus) = nand, Output, smc_nand_data_out[12]- (NAND Data Bus) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[20]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[20]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= Not Used 4= sd0, Input, sd0_data_in[2]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[2]- (4-bit Data bus) 5= spi0, Output, spi0_n_ss_out[2]- (SPI Master Selects) 6= Not Used 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_20@0XF8000750</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 20</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_21">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_21</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_21</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000754</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_tx_ctl- (TX RGMII control)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[6]- (SRAM Address) 2= nand, Input, smc_nand_data_in[13]- (NAND Data Bus) = nand, Output, smc_nand_data_out[13]- (NAND Data Bus) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[21]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[21]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= Not Used 4= sd0, Input, sd0_data_in[3]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[3]- (4-bit Data bus) 5= spi0, Output, spi0_mo- (MOSI signal) 5= spi0, Input, spi0_si- (MOSI signal) 6= Not Used 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_21@0XF8000754</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1302</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 21</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_22">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_22</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_22</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000758</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rx_clk- (RX RGMII clock)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[2]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[7]- (SRAM Address) 2= nand, Input, smc_nand_data_in[14]- (NAND Data Bus) = nand, Output, smc_nand_data_out[14]- (NAND Data Bus) 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[22]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[22]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= Not Used 4= sd1, Input, sd1_data_in[0]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[0]- (4-bit Data bus) 5= spi1, Output, spi1_mo- (MOSI signal) 5= spi1, Input, spi1_si- (MOSI signal) 6= Not Used 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_22@0XF8000758</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 22</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_23">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_23</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_23</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800075C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rxd[0]- (RX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[3]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[8]- (SRAM Address) 2= nand, Input, smc_nand_data_in[15]- (NAND Data Bus) = nand, Output, smc_nand_data_out[15]- (NAND Data Bus) 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[23]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[23]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= Not Used 4= sd1, Input, sd1_cmd_in- (Command Indicator) 4= sd1, Output, sd1_cmd_out- (Command Indicator) 5= spi1, Input, spi1_mi- (MISO signal) 5= spi1, Output, spi1_so- (MISO signal) 6= Not Used 7= ua0, Output, ua0_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_23@0XF800075C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 23</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_24">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_24</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_24</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000760</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rxd[1]- (RX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_ctl, Output, traceclk- (Trace Port Clock)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[9]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[24]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[24]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= Not Used 4= sd1, Input, sd1_clk_in- (SDSDIO clock) 4= sd1, Output, sd1_clk_out- (SDSDIO clock) 5= spi1, Input, spi1_sclk_in- (SPI Clock) 5= spi1, Output, spi1_sclk_out- (SPI Clock) 6= Not Used 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_24@0XF8000760</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 24</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_25">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_25</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_25</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000764</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rxd[2]- (RX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_ctl, Output, tracectl- (Trace Port Control Signal)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[10]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[25]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[25]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= Not Used 4= sd1, Input, sd1_data_in[1]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[1]- (4-bit Data bus) 5= spi1, Input, spi1_n_ss_in- (SPI Master Selects) 5= spi1, Output, spi1_n_ss_out[0]- (SPI Master Selects) 6= Not Used 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_25@0XF8000764</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 25</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_26">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_26</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_26</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000768</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rxd[3]- (RX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[0]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[11]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[26]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[26]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= wdt, Input, wdt_clk_in- (Watch Dog Timer Input clock) 4= sd1, Input, sd1_data_in[2]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[2]- (4-bit Data bus) 5= spi1, Output, spi1_n_ss_out[1]- (SPI Master Selects) 6= Not Used 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_26@0XF8000768</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 26</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_27">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_27</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_27</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800076C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rx_ctl- (RX RGMII control )</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= trace_data, Output, tracedq[1]- (Trace Port Databus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[12]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[27]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[27]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= wdt, Output, wdt_rst_out- (Watch Dog Timer Output clock) 4= sd1, Input, sd1_data_in[3]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[3]- (4-bit Data bus) 5= spi1, Output, spi1_n_ss_out[2]- (SPI Master Selects) 6= Not Used 7= ua0, Output, ua0_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_27@0XF800076C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1303</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 27</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_28">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_28</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_28</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000770</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_tx_clk- (TX RGMII clock)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[4]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[4]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[13]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[28]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[28]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= Not Used 4= sd0, Input, sd0_clk_in- (SDSDIO clock) 4= sd0, Output, sd0_clk_out- (SDSDIO clock) 5= spi0, Input, spi0_sclk_in- (SPI Clock) 5= spi0, Output, spi0_sclk_out- (SPI Clock) 6= ttc1, Output, ttc1_wave_out- (TTC waveform clock) 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_28@0XF8000770</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 28</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_29">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_29</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_29</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000774</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_txd[0]- (TX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_dir- (Data bus direction control)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[14]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[29]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[29]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= Not Used 4= sd0, Input, sd0_cmd_in- (Command Indicator) 4= sd0, Output, sd0_cmd_out- (Command Indicator) 5= spi0, Input, spi0_mi- (MISO signal) 5= spi0, Output, spi0_so- (MISO signal) 6= ttc1, Input, ttc1_clk_in- (TTC input clock) 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_29@0XF8000774</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1305</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 29</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_30">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_30</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_30</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000778</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_txd[1]- (TX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Output, usb0_ulpi_stp- (Asserted to end or interrupt transfers)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[15]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[30]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[30]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= Not Used 4= sd0, Input, sd0_data_in[0]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[0]- (4-bit Data bus) 5= spi0, Input, spi0_n_ss_in- (SPI Master Selects) 5= spi0, Output, spi0_n_ss_out[0]- (SPI Master Selects) 6= ttc0, Output, ttc0_wave_out- (TTC waveform clock) 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_30@0XF8000778</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 30</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_31">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_31</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_31</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800077C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_txd[2]- (TX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_nxt- (Data flow control signal from the PHY)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[16]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[31]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[31]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= Not Used 4= sd0, Input, sd0_data_in[1]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[1]- (4-bit Data bus) 5= spi0, Output, spi0_n_ss_out[1]- (SPI Master Selects) 6= ttc0, Input, ttc0_clk_in- (TTC input clock) 7= ua0, Output, ua0_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_31@0XF800077C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1305</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 31</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_32">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_32</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_32</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000780</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_txd[3]- (TX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[0]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[0]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[17]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[0]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[0]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= Not Used 4= sd0, Input, sd0_data_in[2]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[2]- (4-bit Data bus) 5= spi0, Output, spi0_n_ss_out[2]- (SPI Master Selects) 6= Not Used 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_32@0XF8000780</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 32</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_33">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_33</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_33</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000784</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_tx_ctl- (TX RGMII control)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[1]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[1]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[18]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[1]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[1]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= Not Used 4= sd0, Input, sd0_data_in[3]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[3]- (4-bit Data bus) 5= spi0, Output, spi0_mo- (MOSI signal) 5= spi0, Input, spi0_si- (MOSI signal) 6= Not Used 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_33@0XF8000784</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 33</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_34">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_34</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_34</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000788</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rx_clk- (RX RGMII clock)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[2]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[2]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[19]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[2]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[2]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= Not Used 4= sd1, Input, sd1_data_in[0]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[0]- (4-bit Data bus) 5= spi1, Output, spi1_mo- (MOSI signal) 5= spi1, Input, spi1_si- (MOSI signal) 6= Not Used 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_34@0XF8000788</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 34</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_35">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_35</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_35</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800078C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rxd[0]- (RX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[3]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[3]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[20]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[3]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[3]- (GPIO bank 1) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= Not Used 4= sd1, Input, sd1_cmd_in- (Command Indicator) 4= sd1, Output, sd1_cmd_out- (Command Indicator) 5= spi1, Input, spi1_mi- (MISO signal) 5= spi1, Output, spi1_so- (MISO signal) 6= Not Used 7= ua0, Output, ua0_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_35@0XF800078C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 35</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_36">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_36</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_36</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000790</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rxd[1]- (RX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_xcvr_clk_in- (ULPI clock) 1= usb0, Output, usb0_xcvr_clk_out- (ULPI clock)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[21]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[4]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[4]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= Not Used 4= sd1, Input, sd1_clk_in- (SDSDIO clock) 4= sd1, Output, sd1_clk_out- (SDSDIO clock) 5= spi1, Input, spi1_sclk_in- (SPI Clock) 5= spi1, Output, spi1_sclk_out- (SPI Clock) 6= Not Used 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_36@0XF8000790</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1305</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 36</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_37">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_37</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_37</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000794</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rxd[2]- (RX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[5]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[5]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[22]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[5]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[5]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= Not Used 4= sd1, Input, sd1_data_in[1]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[1]- (4-bit Data bus) 5= spi1, Input, spi1_n_ss_in- (SPI Master Selects) 5= spi1, Output, spi1_n_ss_out[0]- (SPI Master Selects) 6= Not Used 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_37@0XF8000794</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 37</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_38">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_38</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_38</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000798</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rxd[3]- (RX RGMII data)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[6]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[6]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[23]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[6]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[6]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= wdt, Input, wdt_clk_in- (Watch Dog Timer Input clock) 4= sd1, Input, sd1_data_in[2]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[2]- (4-bit Data bus) 5= spi1, Output, spi1_n_ss_out[1]- (SPI Master Selects) 6= Not Used 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_38@0XF8000798</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 38</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_39">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_39</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_39</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF800079C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rx_ctl- (RX RGMII control )</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[7]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[7]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sram_nor, Output, smc_sram_add[24]- (SRAM Address) 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[7]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[7]- (GPIO bank 1) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= wdt, Output, wdt_rst_out- (Watch Dog Timer Output clock) 4= sd1, Input, sd1_data_in[3]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[3]- (4-bit Data bus) 5= spi1, Output, spi1_n_ss_out[2]- (SPI Master Selects) 6= Not Used 7= ua0, Output, ua0_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_39@0XF800079C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1304</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 39</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_40">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_40</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_40</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[4]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[4]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[8]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[8]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= Not Used 4= sd0, Input, sd0_clk_in- (SDSDIO clock) 4= sd0, Output, sd0_clk_out- (SDSDIO clock) 5= spi0, Input, spi0_sclk_in- (SPI Clock) 5= spi0, Output, spi0_sclk_out- (SPI Clock) 6= ttc1, Output, ttc1_wave_out- (TTC waveform clock) 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_40@0XF80007A0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 40</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_41">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_41</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_41</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_dir- (Data bus direction control)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[9]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[9]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= Not Used 4= sd0, Input, sd0_cmd_in- (Command Indicator) 4= sd0, Output, sd0_cmd_out- (Command Indicator) 5= spi0, Input, spi0_mi- (MISO signal) 5= spi0, Output, spi0_so- (MISO signal) 6= ttc1, Input, ttc1_clk_in- (TTC input clock) 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_41@0XF80007A4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 41</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_42">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_42</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_42</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007A8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Output, usb1_ulpi_stp- (Asserted to end or interrupt transfers)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[10]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[10]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= Not Used 4= sd0, Input, sd0_data_in[0]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[0]- (4-bit Data bus) 5= spi0, Input, spi0_n_ss_in- (SPI Master Selects) 5= spi0, Output, spi0_n_ss_out[0]- (SPI Master Selects) 6= ttc0, Output, ttc0_wave_out- (TTC waveform clock) 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_42@0XF80007A8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 42</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_43">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_43</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_43</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007AC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_nxt- (Data flow control signal from the PHY)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[11]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[11]- (GPIO bank 1) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= Not Used 4= sd0, Input, sd0_data_in[1]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[1]- (4-bit Data bus) 5= spi0, Output, spi0_n_ss_out[1]- (SPI Master Selects) 6= ttc0, Input, ttc0_clk_in- (TTC input clock) 7= ua0, Output, ua0_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_43@0XF80007AC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 43</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_44">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_44</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_44</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[0]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[0]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[12]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[12]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= Not Used 4= sd0, Input, sd0_data_in[2]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[2]- (4-bit Data bus) 5= spi0, Output, spi0_n_ss_out[2]- (SPI Master Selects) 6= Not Used 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_44@0XF80007B0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 44</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_45">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_45</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_45</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[1]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[1]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[13]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[13]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= Not Used 4= sd0, Input, sd0_data_in[3]- (4-bit Data bus) 4= sd0, Output, sd0_data_out[3]- (4-bit Data bus) 5= spi0, Output, spi0_mo- (MOSI signal) 5= spi0, Input, spi0_si- (MOSI signal) 6= Not Used 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_45@0XF80007B4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 45</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_46">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_46</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_46</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007B8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[2]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[2]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[14]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[14]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= Not Used 4= sd1, Input, sd1_data_in[0]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[0]- (4-bit Data bus) 5= spi1, Output, spi1_mo- (MOSI signal) 5= spi1, Input, spi1_si- (MOSI signal) 6= Not Used 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_46@0XF80007B8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 46</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_47">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_47</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_47</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007BC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_47@0XF80007BC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f01</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1201</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 47</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_48">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_48</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_48</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_xcvr_clk_in- (ULPI Clock) 1= usb1, Output, usb1_xcvr_clk_out- (ULPI Clock)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[16]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[16]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= Not Used 4= sd1, Input, sd1_clk_in- (SDSDIO clock) 4= sd1, Output, sd1_clk_out- (SDSDIO clock) 5= spi1, Input, spi1_sclk_in- (SPI Clock) 5= spi1, Output, spi1_sclk_out- (SPI Clock) 6= Not Used 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_48@0XF80007C0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12e0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 48</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_49">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_49</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_49</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[5]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[5]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[17]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[17]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= Not Used 4= sd1, Input, sd1_data_in[1]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[1]- (4-bit Data bus) 5= spi1, Input, spi1_n_ss_in- (SPI Master Selects) 5= spi1, Output, spi1_n_ss_out[0]- (SPI Master Selects) 6= Not Used 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_49@0XF80007C4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>12e1</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 49</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_50">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_50</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_50</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007C8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[6]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[6]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[18]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[18]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= wdt, Input, wdt_clk_in- (Watch Dog Timer Input clock) 4= sd1, Input, sd1_data_in[2]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[2]- (4-bit Data bus) 5= spi1, Output, spi1_n_ss_out[1]- (SPI Master Selects) 6= Not Used 7= ua0, Input, ua0_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_50@0XF80007C8</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 50</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_51">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_51</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_51</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007CC</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[7]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[7]- (ULPI data bus)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[19]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[19]- (GPIO bank 1) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= wdt, Output, wdt_rst_out- (Watch Dog Timer Output clock) 4= sd1, Input, sd1_data_in[3]- (4-bit Data bus) 4= sd1, Output, sd1_data_out[3]- (4-bit Data bus) 5= spi1, Output, spi1_n_ss_out[2]- (SPI Master Selects) 6= Not Used 7= ua0, Output, ua0_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_51@0XF80007CC</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1200</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 51</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_52">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_52</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_52</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio0_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[20]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[20]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= wdt, Input, wdt_clk_in- (Watch Dog Timer Input clock) 4= mdio0, Output, gem0_mdc- (MDIO Clock) 5= mdio1, Output, gem1_mdc- (MDIO Clock) 6= Not Used 7= ua1, Output, ua1_txd- (UART transmitter serial output)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_52@0XF80007D0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 52</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="MIO_PIN_53">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_53</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MIO_PIN_53</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF80007D4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TRI_ENABLE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Tri-state enable, active high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L0_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L1_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L2_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= sdio_pow, Output, sdio1_bus_pow- (SD card bus power)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>L3_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[21]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[21]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= wdt, Output, wdt_rst_out- (Watch Dog Timer Output clock) 4= mdio0, Input, gem0_mdio_in- (MDIO Data) 4= mdio0, Output, gem0_mdio_out- (MDIO Data) 5= mdio1, Input, gem1_mdio_in- (MDIO Data) 5= mdio1, Output, gem1_mdio_out- (MDIO Data) 6= Not Used 7= ua1, Input, ua1_rxd- (UART receiver serial input)</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Speed</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the speed of the I/O when IO_Type=CMOS 0=Slow CMOS 1=Fast CMOS</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IO_Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>e00</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Selects the IO Type 0= LVTTL 1= LVCMOS18 2= LVCMOS25 3= LVCMOS33 4= HSTL 5-7= LVCMOS33</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PULLUP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Controls the use of a pull-up for the associated GPIOB 0= Pull-up disabled 1= Pull-up enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DisableRcvr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enables the receiver. If the IO is an output only then the receiver can be disabled and save power Only used when IO_Type=HSTL 0= Receiver Enabled 1= Receiver disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MIO_PIN_53@0XF80007D4</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>1280</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>MIO Control for Pin 53</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="SD0_WP_CD_SEL">Register (<A href=#mod___slcr> slcr </A>)SD0_WP_CD_SEL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SD0_WP_CD_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000830</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDIO0_WP_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>37</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>37</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO0 WP Select. 0-53 = Selects matching MIO input however bits 7/8 are not supported and should not be used as they will conflict with the VCFG inputs. 54-63 = Selects the FMIO source</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SDIO0_CD_SEL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3f0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2f</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2f0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SDIO0 CD Select. 0-53 = Selects matching MIO input however bits 7/8 are not supported and should not be used as they will conflict with the VCFG inputs. 54-63 = Selects the FMIO source</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SD0_WP_CD_SEL@0XF8000830</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3f003f</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>2f0037</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SDIO 0 WP CD select register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the lock key value of 0x767B, the write protection mode is enabled. All registers defined in SLCR are write protected until unlocked again through the SLCR_UNLOCK register. A read of this register always returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_peripherals_init_data_1_0">ps7_peripherals_init_data_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA0">
+DDRIOB_DATA0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Data 0 Configuration Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DATA1">
+DDRIOB_DATA1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Data 1 Configuration Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF0">
+DDRIOB_DIFF0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Differential DQS 0 Configuration Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DDRIOB_DIFF1">
+DDRIOB_DIFF1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>DDRIOB Differential DQS 1 Configuration Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Baud_rate_divider_reg0">
+Baud_rate_divider_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>baud rate divider register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Baud_rate_gen_reg0">
+Baud_rate_gen_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Baud rate divider register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Control_reg0">
+Control_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART Control register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#mode_reg0">
+mode_reg0
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>UART Mode register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#Config_reg">
+Config_reg
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000D000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SPI configuration register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#CTRL">
+CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8007000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Control Register : This register defines basic control registers. Some of the register bits can be locked by control bits in the LOCK Register 0x004.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#DIRM_1">
+DIRM_1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A244</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Direction mode configuration register: Configures bank 1 for direction mode, either input or output</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MASK_DATA_1_LSW">
+MASK_DATA_1_LSW
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maskable single-word-based data access register: Mask and data access for the least significant word of this bank of GPIO pins</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#OEN_1">
+OEN_1
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A248</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Output enable register: Configures the output enables of bank 1</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MASK_DATA_1_LSW">
+MASK_DATA_1_LSW
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maskable single-word-based data access register: Mask and data access for the least significant word of this bank of GPIO pins</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#MASK_DATA_1_LSW">
+MASK_DATA_1_LSW
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Maskable single-word-based data access register: Mask and data access for the least significant word of this bank of GPIO pins</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_peripherals_init_data_1_0">ps7_peripherals_init_data_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the unlock key value of 0xDF0D, the write protection mode is disabled. All registers defined in SLCR are writeable until locked again through the SLCR_LOCK register. A read of this register always returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>DDR TERM/IBUF_DISABLE_MODE SETTINGS</H1>
+<H2><a name="DDRIOB_DATA0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B48</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA0@0XF8000B48</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Data 0 Configuration Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DATA1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DATA1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DATA1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B4C</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DATA1@0XF8000B4C</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Data 1 Configuration Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF0">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B50</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF0@0XF8000B50</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Differential DQS 0 Configuration Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="DDRIOB_DIFF1">Register (<A href=#mod___slcr> slcr </A>)DDRIOB_DIFF1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DDRIOB_DIFF1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000B54</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IBUF_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use ibuf_disable_into control ibuf 0 -ibuf is always enabled 1 - use ibuf_disable_in_to control enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TERM_DISABLE_MODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Use dynamic_dci_ts to control dci 0 - termination enabled 1 - use 'dynamic_dci_ts' control termination</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DDRIOB_DIFF1@0XF8000B54</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>180</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>DDRIOB Differential DQS 1 Configuration Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the lock key value of 0x767B, the write protection mode is enabled. All registers defined in SLCR are write protected until unlocked again through the SLCR_UNLOCK register. A read of this register always returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>SRAM/NOR SET OPMODE</H1>
+<H1>UART REGISTERS</H1>
+<H2><a name="Baud_rate_divider_reg0">Register (<A href=#mod___slcr> slcr </A>)Baud_rate_divider_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Baud_rate_divider_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001034</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>BDIV</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Baud rate divider value 0 - 3: ignored 4 - 255: Baud rate</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Baud_rate_divider_reg0@0XE0001034</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>6</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>baud rate divider register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="Baud_rate_gen_reg0">Register (<A href=#mod___slcr> slcr </A>)Baud_rate_gen_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Baud_rate_gen_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001018</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CD</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Baud Rate Clock Divisor Value 0 = Disables baud_sample 1 = Clock divisor bypass 2 - 65535 = baud_sample value</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Baud_rate_gen_reg0@0XE0001018</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>7c</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Baud rate divider register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="Control_reg0">Register (<A href=#mod___slcr> slcr </A>)Control_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Control_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STPBRK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Stop transmitter break. 1 = stop transmission of the break.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>STTBRK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:7</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Start transmitter break 1 = start to transmit a break. Can only be set if STPBRK (Stop transmitter break) is not high.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RSTTO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>6:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>40</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Restart receiver timeout counter 1 = receiver timeout counter is restarted</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TXDIS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:5</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Transmit disable. 1, the transmitter is disabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TXEN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Transmit enable. 1, the transmitter is enabled, provided the TXDIS field is set to 0.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RXDIS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Receive disable. 1= receiver is enabled</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RXEN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Receive enable. 1=the receiver logic is enabled, provided RXDIS field is set to 0</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>TXRES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Software reset for TX data path. 1=the transmitter logic is reset and all pending transmitter data is discarded self clear</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>RXRES</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Software reset for RX data path 1=receiver logic is reset and all pending receiver data is discarded self clear</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Control_reg0@0XE0001000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>1ff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>17</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>UART Control register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="mode_reg0">Register (<A href=#mod___slcr> slcr </A>)mode_reg0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>mode_reg0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE0001004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>IRMODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable IrDA mode 0 : Default UART mode 1 : Enable IrDA mode</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UCLKEN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>External uart_clk source select 0 : APB clock, pclk 1 : a user-defined clock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHMODE</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>300</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Channel mode 00 = normal 01 = automatic cho 10 = local loopback 11 = remote loopback</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>NBSTOP</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Number of stop bits 00 = 1 stop bit 01 = 1.5 stop bits 10 = 2 stop bits 11 = reserved</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>5:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>38</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Parity type select. 000 = even parity 001 = odd parity 010 = forced to 0 parity (space) 011 = forced to 1 parity (mark) 1xx = no parity</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CHRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>6</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Character length select 11 = 6 bits 10 = 7 bits 01 / 00 = 8 bits</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CLKS</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>clock source select 1 = clock source is uart_clk/8 0 = clock source is uart_clk</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>mode_reg0@0XE0001004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>fff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>20</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>UART Mode register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>QSPI REGISTERS</H1>
+<H2><a name="Config_reg">Register (<A href=#mod___slcr> slcr </A>)Config_reg</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Config_reg</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000D000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>Holdb_dr</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:19</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Holdb and WPn pins are driven in normal/fast read or dual output/io read by the controller, if set, else external pull-high is required. Both pins are always driven by the controller in quad mode.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>Config_reg@0XE000D000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>80000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>80000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SPI configuration register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>PL POWER ON RESET REGISTERS</H1>
+<H2><a name="CTRL">Register (<A href=#mod___slcr> slcr </A>)CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8007000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>PCFG_POR_CNT_4K</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>29:29</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>This is to indicate to the FPGA fabric what timer to use 0 - use 64K timer 1 - use 4K timer</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>CTRL@0XF8007000</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>20000000</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Control Register : This register defines basic control registers. Some of the register bits can be locked by control bits in the LOCK Register 0x004.</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>SMC TIMING CALCULATION REGISTER UPDATE</H1>
+<H1>NAND SET CYCLE</H1>
+<H1>OPMODE</H1>
+<H1>DIRECT COMMAND</H1>
+<H1>SRAM/NOR CS0 SET CYCLE</H1>
+<H1>DIRECT COMMAND</H1>
+<H1>NOR CS0 BASE ADDRESS</H1>
+<H1>SRAM/NOR CS1 SET CYCLE</H1>
+<H1>DIRECT COMMAND</H1>
+<H1>NOR CS1 BASE ADDRESS</H1>
+<H1>USB RESET</H1>
+<H1>USB0 RESET</H1>
+<H1>DIR MODE BANK 0</H1>
+<H1>DIR MODE BANK 1</H1>
+<H2><a name="DIRM_1">Register (<A href=#mod___slcr> slcr </A>)DIRM_1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIRM_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A244</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DIRECTION_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Direction mode for bank 1 0 = input 1 = output Each bit configures the corresponding pin within the 32-bit bank</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>DIRM_1@0XE000A244</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Direction mode configuration register: Configures bank 1 for direction mode, either input or output</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_0_LSW HIGH BANK [15:0]</H1>
+<H1>MASK_DATA_0_MSW HIGH BANK [31:16]</H1>
+<H1>MASK_DATA_1_LSW HIGH BANK [47:32]</H1>
+<H2><a name="MASK_DATA_1_LSW">Register (<A href=#mod___slcr> slcr </A>)MASK_DATA_1_LSW</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bfff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Mask values to be applied on writes to the corresponding GPIO pins 0 = pin value is updated 1 = pin is masked Each bit controls the corresponding pin within the 16-bit half-bank Write Only, Read back as zero</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data values read from or written to the corresponding GPIO pins Each bit controls the corresponding pin within the 16-bit half-bank</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MASK_DATA_1_LSW@0XE000A008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bfff4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Maskable single-word-based data access register: Mask and data access for the least significant word of this bank of GPIO pins</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_1_MSW HIGH BANK [53:48]</H1>
+<H1>OUTPUT ENABLE BANK 0</H1>
+<H1>OUTPUT ENABLE BANK 1</H1>
+<H2><a name="OEN_1">Register (<A href=#mod___slcr> slcr </A>)OEN_1</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OEN_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A248</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>OP_ENABLE_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Output enables for bank 1 0 = disabled 1 = enabled Each bit configures the corresponding pin within the 32-bit bank</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>OEN_1@0XE000A248</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>3fffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Output enable register: Configures the output enables of bank 1</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_0_LSW LOW BANK [15:0]</H1>
+<H1>MASK_DATA_0_MSW LOW BANK [31:16]</H1>
+<H1>MASK_DATA_1_LSW LOW BANK [47:32]</H1>
+<H2><a name="MASK_DATA_1_LSW">Register (<A href=#mod___slcr> slcr </A>)MASK_DATA_1_LSW</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bfff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Mask values to be applied on writes to the corresponding GPIO pins 0 = pin value is updated 1 = pin is masked Each bit controls the corresponding pin within the 16-bit half-bank Write Only, Read back as zero</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data values read from or written to the corresponding GPIO pins Each bit controls the corresponding pin within the 16-bit half-bank</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MASK_DATA_1_LSW@0XE000A008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Maskable single-word-based data access register: Mask and data access for the least significant word of this bank of GPIO pins</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_1_MSW LOW BANK [53:48]</H1>
+<H1>ADD 1 MS DELAY</H1>
+<H1>MASK_DATA_0_LSW HIGH BANK [15:0]</H1>
+<H1>MASK_DATA_0_MSW HIGH BANK [31:16]</H1>
+<H1>MASK_DATA_1_LSW HIGH BANK [47:32]</H1>
+<H2><a name="MASK_DATA_1_LSW">Register (<A href=#mod___slcr> slcr </A>)MASK_DATA_1_LSW</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XE000A008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>MASK_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>bfff</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>bfff0000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Mask values to be applied on writes to the corresponding GPIO pins 0 = pin value is updated 1 = pin is masked Each bit controls the corresponding pin within the 16-bit half-bank Write Only, Read back as zero</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>DATA_1_LSW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>4000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Data values read from or written to the corresponding GPIO pins Each bit controls the corresponding pin within the 16-bit half-bank</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>MASK_DATA_1_LSW@0XE000A008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>bfff4000</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Maskable single-word-based data access register: Mask and data access for the least significant word of this bank of GPIO pins</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>MASK_DATA_1_MSW HIGH BANK [53:48]</H1>
+<H1>ENET RESET</H1>
+<H1>I2C RESET</H1>
+<H1>NOR CHIP SELECT</H1>
+<H1>DIR MODE BANK 0</H1>
+<H1>MASK_DATA_0_LSW HIGH BANK [15:0]</H1>
+<H1>OUTPUT ENABLE BANK 0</H1>
+</TABLE>
+<P>
+<H2><a name="ps7_post_config_1_0">ps7_post_config_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_UNLOCK">
+SLCR_UNLOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LVL_SHFTR_EN">
+LVL_SHFTR_EN
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000900</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Level Shifters Enable</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#FPGA_RST_CTRL">
+FPGA_RST_CTRL
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000240</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>RW</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA Software Reset Control</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#SLCR_LOCK">
+SLCR_LOCK
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_post_config_1_0">ps7_post_config_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>SLCR SETTINGS</H1>
+<H2><a name="SLCR_UNLOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_UNLOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_UNLOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000008</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>UNLOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the unlock key value of 0xDF0D, the write protection mode is disabled. All registers defined in SLCR are writeable until locked again through the SLCR_LOCK register. A read of this register always returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_UNLOCK@0XF8000008</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>df0d</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Unlock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ENABLING LEVEL SHIFTER</H1>
+<H2><a name="LVL_SHFTR_EN">Register (<A href=#mod___slcr> slcr </A>)LVL_SHFTR_EN</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LVL_SHFTR_EN</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000900</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USER_INP_ICT_EN_0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable level shifters for PSS user inputs to FPGA in FPGA tile 0, drives slcr_fpga_if_ctrl0[1:0].</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>USER_INP_ICT_EN_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Enable level shifters for PSS user inputs to FPGA in FPGA tile 1, drives slcr_fpga_if_ctrl1[1:0].</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LVL_SHFTR_EN@0XF8000900</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>f</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>f</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Level Shifters Enable</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>FPGA RESETS TO 0</H1>
+<H2><a name="FPGA_RST_CTRL">Register (<A href=#mod___slcr> slcr </A>)FPGA_RST_CTRL</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_RST_CTRL</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000240</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_3</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:25</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>fe000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is always zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_ACP_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>24:24</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA ACP port soft reset. 0 - No reset. 1 - ACP AXI interface reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_AXDS3_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>23:23</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXDS3AXI interface soft reset. On assertion of this reset, the AXDS3AXI interface reset output will be asserted. 0 - No reset. 1 - AXDS3AXI interface reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_AXDS2_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>22:22</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXDS2 AXI interface soft reset. On assertion of this reset, the AXDS2 AXI interface reset output will be asserted. 0 - No reset. 1 - AXDS2 AXI interface reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_AXDS1_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>21:21</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXDS1 AXI interface soft reset. On assertion of this reset, the AXDS1 AXI interface reset output will be asserted. 0 - No reset. 1 - AXDS1 AXI interface reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_AXDS0_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>20:20</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>AXDS0 AXI interface soft reset. On assertion of this reset, the AXDS0 AXI interface reset output will be asserted. 0 - No reset. 1 - AXDS0 AXI interface reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_2</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>19:18</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c0000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is always zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FSSW1_FPGA_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>17:17</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>20000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>General purpose FPGA slave interface 1 soft reset. On assertion of this reset, the FPGA slave interface 1 reset will be asserted. 0 - No reset. 1 - FPGA slave interface 1 reset is asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FSSW0_FPGA_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>16:16</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>10000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>General purpose FPGA slave interface 0 soft reset. On assertion of this reset, the FPGA slave interface 0 reset will be asserted. 0 - No reset. 1 - FPGA slave interface 0 reset is asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved_1</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:14</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is always zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_FMSW1_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>13:13</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>General purpose FPGA master interface 1 soft reset. On assertion of this reset, the FPGA master interface 1 reset will be asserted. 0 - No reset. 1 - FPGA master interface 1 reset is asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_FMSW0_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>12:12</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1000</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>General purpose FPGA master interface 0 soft reset. On assertion of this reset, the FPGA master interface 0 reset will be asserted. 0 - No reset. 1 - FPGA master interface 0 reset is asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_DMA3_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>11:11</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>800</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA DMA 3 peripheral request soft reset. On assertion of this reset, the FPGA DMA 3 peripheral request reset output will be asserted. 0 - No reset. 1 - FPGA DMA 3 peripheral request reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_DMA2_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>10:10</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>400</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA DMA 2 peripheral request soft reset. On assertion of this reset, the FPGA DMA 2 peripheral request reset output will be asserted. 0 - No reset. 1 - FPGA DMA 2 peripheral request reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_DMA1_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>9:9</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>200</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA DMA 1 peripheral request soft reset. On assertion of this reset, the FPGA DMA 1 peripheral request reset output will be asserted. 0 - No reset. 1 - FPGA DMA 1 peripheral request reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA_DMA0_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>8:8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>100</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA DMA 0 peripheral request soft reset. On assertion of this reset, the FPGA DMA 0 peripheral request reset output will be asserted. 0 - No reset. 1 - FPGA DMA 0 peripheral request reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>reserved</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>7:4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>f0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Reserved. Writes are ignored, read data is always zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA3_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>3:3</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>8</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA3software reset. On assertion of this reset, the FPGA 3 top level reset output will be asserted. 0 - No reset. 1 - FPGA 3 top level reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA2_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>2:2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>4</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA2 software reset. On assertion of this reset, the FPGA 2 top level reset output will be asserted. 0 - No reset. 1 - FPGA 2 top level reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA1_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>1:1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>2</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA1 software reset. On assertion of this reset, the FPGA 1 top level reset output will be asserted. 0 - No reset. 1 - FPGA 1 top level reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>FPGA0_OUT_RST</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>1</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>FPGA0 software reset. On assertion of this reset, the FPGA 0 top level reset output will be asserted. 0 - No reset. 1 - FPGA 0 top level reset output asserted.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>FPGA_RST_CTRL@0XF8000240</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>0</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>FPGA Software Reset Control</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>AFI REGISTERS</H1>
+<H1>AFI0 REGISTERS</H1>
+<H1>AFI1 REGISTERS</H1>
+<H1>AFI2 REGISTERS</H1>
+<H1>AFI3 REGISTERS</H1>
+<H1>LOCK IT BACK</H1>
+<H2><a name="SLCR_LOCK">Register (<A href=#mod___slcr> slcr </A>)SLCR_LOCK</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>SLCR_LOCK</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8000004</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LOCK_KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>15:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>When write data contains the lock key value of 0x767B, the write protection mode is enabled. All registers defined in SLCR are write protected until unlocked again through the SLCR_UNLOCK register. A read of this register always returns zero.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>SLCR_LOCK@0XF8000004</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>767b</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>SLCR Write Protection Lock</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+</TABLE>
+<P>
+<H2><a name="ps7_debug_1_0">ps7_debug_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LAR">
+LAR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8898FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LAR">
+LAR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8899FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<A href="#LAR">
+LAR
+</A>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8809FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>WO</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="ps7_debug_1_0">ps7_debug_1_0</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFC0FF>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFC0FF>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFC0FF>
+<B>Description</B>
+</TD>
+</TR>
+<H1>CROSS TRIGGER CONFIGURATIONS</H1>
+<H1>UNLOCKING CTI REGISTERS</H1>
+<H2><a name="LAR">Register (<A href=#mod___slcr> slcr </A>)LAR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8898FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Access Code. Write behavior depends on PADDRDBG31 pin: - PADDRDBG31=0 (lower 2GB): After reset (via PRESETDBGn), CTI is locked, i.e., writes to all other registers using lower 2GB addresses are ignored. To unlock, 0xC5ACCE55 must be written this register. After the required registers are written, to lock again, write a value other than 0xC5ACCE55 to this register. - PADDRDBG31=1 (upper 2GB): CTI is unlocked when upper 2GB addresses are used to write to all the registers. However, write to this register is ignored using a upper 2GB address! Note: read from this register always returns 0, regardless of PADDRDBG31.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LAR@0XF8898FB0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LAR">Register (<A href=#mod___slcr> slcr </A>)LAR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8899FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Access Code. Write behavior depends on PADDRDBG31 pin: - PADDRDBG31=0 (lower 2GB): After reset (via PRESETDBGn), CTI is locked, i.e., writes to all other registers using lower 2GB addresses are ignored. To unlock, 0xC5ACCE55 must be written this register. After the required registers are written, to lock again, write a value other than 0xC5ACCE55 to this register. - PADDRDBG31=1 (upper 2GB): CTI is unlocked when upper 2GB addresses are used to write to all the registers. However, write to this register is ignored using a upper 2GB address! Note: read from this register always returns 0, regardless of PADDRDBG31.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LAR@0XF8899FB0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H2><a name="LAR">Register (<A href=#mod___slcr> slcr </A>)LAR</a></H2>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Register Name</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Address</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Width</B>
+</TD>
+<TD width=10% BGCOLOR=#FFFF00>
+<B>Type</B>
+</TD>
+<TD width=15% BGCOLOR=#FFFF00>
+<B>Reset Value</B>
+</TD>
+<TD width=35% BGCOLOR=#FFFF00>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>LAR</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0XF8809FB0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>32</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>rw</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>0x00000000</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>--</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Field Name</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Bits</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Mask</B>
+</TD>
+<TD width=10% BGCOLOR=#C0FFC0>
+<B>Value</B>
+</TD>
+<TD width=15% BGCOLOR=#C0FFC0>
+<B>Shifted Value</B>
+</TD>
+<TD width=35% BGCOLOR=#C0FFC0>
+<B>Description</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>KEY</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=15% BGCOLOR=#FBF5EF>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#FBF5EF>
+<B>Write Access Code. Write behavior depends on PADDRDBG31 pin: - PADDRDBG31=0 (lower 2GB): After reset (via PRESETDBGn), CTI is locked, i.e., writes to all other registers using lower 2GB addresses are ignored. To unlock, 0xC5ACCE55 must be written this register. After the required registers are written, to lock again, write a value other than 0xC5ACCE55 to this register. - PADDRDBG31=1 (upper 2GB): CTI is unlocked when upper 2GB addresses are used to write to all the registers. However, write to this register is ignored using a upper 2GB address! Note: read from this register always returns 0, regardless of PADDRDBG31.</B>
+</TD>
+</TR>
+<TR valign="top">
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>LAR@0XF8809FB0</B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>31:0</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B>ffffffff</B>
+</TD>
+<TD width=10% BGCOLOR=#C0C0C0>
+<B></B>
+</TD>
+<TD width=15% BGCOLOR=#C0C0C0>
+<B>c5acce55</B>
+</TD>
+<TD width=35% BGCOLOR=#C0C0C0>
+<B>Lock Access Register</B>
+</TD>
+</TR>
+</TABLE>
+<P>
+<H1>ENABLING CTI MODULES AND CHANNELS</H1>
+<H1>MAPPING CPU0, CPU1 AND FTM EVENTS TO CTM CHANNELS</H1>
+</TABLE>
+<P>
+</body>
+</head>
+</body>
+</html>
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
new file mode 100644
index 000000000..ebe316c56
--- /dev/null
+++ b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
@@ -0,0 +1,832 @@
+proc ps7_pll_init_data_3_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000110 0x003FFFF0 0x000FA220
+ mask_write 0XF8000100 0x0007F000 0x00028000
+ mask_write 0XF8000100 0x00000010 0x00000010
+ mask_write 0XF8000100 0x00000001 0x00000001
+ mask_write 0XF8000100 0x00000001 0x00000000
+ mask_poll 0XF800010C 0x00000001
+ mask_write 0XF8000100 0x00000010 0x00000000
+ mask_write 0XF8000120 0x1F003F30 0x1F000200
+ mask_write 0XF8000114 0x003FFFF0 0x0012C220
+ mask_write 0XF8000104 0x0007F000 0x00020000
+ mask_write 0XF8000104 0x00000010 0x00000010
+ mask_write 0XF8000104 0x00000001 0x00000001
+ mask_write 0XF8000104 0x00000001 0x00000000
+ mask_poll 0XF800010C 0x00000002
+ mask_write 0XF8000104 0x00000010 0x00000000
+ mask_write 0XF8000124 0xFFF00003 0x0C200003
+ mask_write 0XF8000118 0x003FFFF0 0x001452C0
+ mask_write 0XF8000108 0x0007F000 0x0001E000
+ mask_write 0XF8000108 0x00000010 0x00000010
+ mask_write 0XF8000108 0x00000001 0x00000001
+ mask_write 0XF8000108 0x00000001 0x00000000
+ mask_poll 0XF800010C 0x00000004
+ mask_write 0XF8000108 0x00000010 0x00000000
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_clock_init_data_3_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000128 0x03F03F01 0x00700F01
+ mask_write 0XF8000138 0x00000011 0x00000001
+ mask_write 0XF8000140 0x03F03F71 0x00100801
+ mask_write 0XF800014C 0x00003F31 0x00000501
+ mask_write 0XF8000150 0x00003F33 0x00001401
+ mask_write 0XF8000154 0x00003F33 0x00000A02
+ mask_write 0XF8000168 0x00003F31 0x00000501
+ mask_write 0XF8000170 0x03F03F30 0x00400500
+ mask_write 0XF80001C4 0x00000001 0x00000001
+ mask_write 0XF800012C 0x01FFCCCD 0x01EC044D
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_ddr_init_data_3_0 {} {
+ mask_write 0XF8006000 0x0001FFFF 0x00000080
+ mask_write 0XF8006004 0x0007FFFF 0x00001081
+ mask_write 0XF8006008 0x03FFFFFF 0x03C0780F
+ mask_write 0XF800600C 0x03FFFFFF 0x02001001
+ mask_write 0XF8006010 0x03FFFFFF 0x00014001
+ mask_write 0XF8006014 0x001FFFFF 0x0004281A
+ mask_write 0XF8006018 0xF7FFFFFF 0x44E458D2
+ mask_write 0XF800601C 0xFFFFFFFF 0x720238E5
+ mask_write 0XF8006020 0x7FDFFFFC 0x270872D0
+ mask_write 0XF8006024 0x0FFFFFC3 0x00000000
+ mask_write 0XF8006028 0x00003FFF 0x00002007
+ mask_write 0XF800602C 0xFFFFFFFF 0x00000008
+ mask_write 0XF8006030 0xFFFFFFFF 0x00040930
+ mask_write 0XF8006034 0x13FF3FFF 0x000116D4
+ mask_write 0XF8006038 0x00000003 0x00000000
+ mask_write 0XF800603C 0x000FFFFF 0x00000777
+ mask_write 0XF8006040 0xFFFFFFFF 0xFFF00000
+ mask_write 0XF8006044 0x0FFFFFFF 0x0F666666
+ mask_write 0XF8006048 0x0003F03F 0x0003C008
+ mask_write 0XF8006050 0xFF0F8FFF 0x77010800
+ mask_write 0XF8006058 0x00010000 0x00000000
+ mask_write 0XF800605C 0x0000FFFF 0x00005003
+ mask_write 0XF8006060 0x000017FF 0x0000003E
+ mask_write 0XF8006064 0x00021FE0 0x00020000
+ mask_write 0XF8006068 0x03FFFFFF 0x00284141
+ mask_write 0XF800606C 0x0000FFFF 0x00001610
+ mask_write 0XF8006078 0x03FFFFFF 0x00466111
+ mask_write 0XF800607C 0x000FFFFF 0x00032222
+ mask_write 0XF80060A4 0xFFFFFFFF 0x10200802
+ mask_write 0XF80060A8 0x0FFFFFFF 0x0690CB73
+ mask_write 0XF80060AC 0x000001FF 0x000001FE
+ mask_write 0XF80060B0 0x1FFFFFFF 0x1CFFFFFF
+ mask_write 0XF80060B4 0x00000200 0x00000200
+ mask_write 0XF80060B8 0x01FFFFFF 0x00200066
+ mask_write 0XF80060C4 0x00000003 0x00000000
+ mask_write 0XF80060C8 0x000000FF 0x00000000
+ mask_write 0XF80060DC 0x00000001 0x00000000
+ mask_write 0XF80060F0 0x0000FFFF 0x00000000
+ mask_write 0XF80060F4 0x0000000F 0x00000008
+ mask_write 0XF8006114 0x000000FF 0x00000000
+ mask_write 0XF8006118 0x7FFFFFCF 0x40000001
+ mask_write 0XF800611C 0x7FFFFFCF 0x40000001
+ mask_write 0XF8006120 0x7FFFFFCF 0x40000001
+ mask_write 0XF8006124 0x7FFFFFCF 0x40000001
+ mask_write 0XF800612C 0x000FFFFF 0x00027000
+ mask_write 0XF8006130 0x000FFFFF 0x00027000
+ mask_write 0XF8006134 0x000FFFFF 0x00026C00
+ mask_write 0XF8006138 0x000FFFFF 0x00028800
+ mask_write 0XF8006140 0x000FFFFF 0x00000035
+ mask_write 0XF8006144 0x000FFFFF 0x00000035
+ mask_write 0XF8006148 0x000FFFFF 0x00000035
+ mask_write 0XF800614C 0x000FFFFF 0x00000035
+ mask_write 0XF8006154 0x000FFFFF 0x0000007A
+ mask_write 0XF8006158 0x000FFFFF 0x0000007A
+ mask_write 0XF800615C 0x000FFFFF 0x0000007C
+ mask_write 0XF8006160 0x000FFFFF 0x00000073
+ mask_write 0XF8006168 0x001FFFFF 0x000000F1
+ mask_write 0XF800616C 0x001FFFFF 0x000000F1
+ mask_write 0XF8006170 0x001FFFFF 0x000000F0
+ mask_write 0XF8006174 0x001FFFFF 0x000000F7
+ mask_write 0XF800617C 0x000FFFFF 0x000000BA
+ mask_write 0XF8006180 0x000FFFFF 0x000000BA
+ mask_write 0XF8006184 0x000FFFFF 0x000000BC
+ mask_write 0XF8006188 0x000FFFFF 0x000000B3
+ mask_write 0XF8006190 0x6FFFFEFE 0x00040080
+ mask_write 0XF8006194 0x000FFFFF 0x0001FC82
+ mask_write 0XF8006204 0xFFFFFFFF 0x00000000
+ mask_write 0XF8006208 0x000703FF 0x000003FF
+ mask_write 0XF800620C 0x000703FF 0x000003FF
+ mask_write 0XF8006210 0x000703FF 0x000003FF
+ mask_write 0XF8006214 0x000703FF 0x000003FF
+ mask_write 0XF8006218 0x000F03FF 0x000003FF
+ mask_write 0XF800621C 0x000F03FF 0x000003FF
+ mask_write 0XF8006220 0x000F03FF 0x000003FF
+ mask_write 0XF8006224 0x000F03FF 0x000003FF
+ mask_write 0XF80062A8 0x00000FF5 0x00000000
+ mask_write 0XF80062AC 0xFFFFFFFF 0x00000000
+ mask_write 0XF80062B0 0x003FFFFF 0x00005125
+ mask_write 0XF80062B4 0x0003FFFF 0x000012A8
+ mask_poll 0XF8000B74 0x00002000
+ mask_write 0XF8006000 0x0001FFFF 0x00000081
+ mask_poll 0XF8006054 0x00000007
+}
+proc ps7_mio_init_data_3_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000B40 0x00000FFF 0x00000600
+ mask_write 0XF8000B44 0x00000FFF 0x00000600
+ mask_write 0XF8000B48 0x00000FFF 0x00000672
+ mask_write 0XF8000B4C 0x00000FFF 0x00000672
+ mask_write 0XF8000B50 0x00000FFF 0x00000674
+ mask_write 0XF8000B54 0x00000FFF 0x00000674
+ mask_write 0XF8000B58 0x00000FFF 0x00000600
+ mask_write 0XF8000B5C 0xFFFFFFFF 0x0018C068
+ mask_write 0XF8000B60 0xFFFFFFFF 0x00F98068
+ mask_write 0XF8000B64 0xFFFFFFFF 0x00F98068
+ mask_write 0XF8000B68 0xFFFFFFFF 0x00F98068
+ mask_write 0XF8000B6C 0x00007FFF 0x00000260
+ mask_write 0XF8000B70 0x00000001 0x00000001
+ mask_write 0XF8000B70 0x00000021 0x00000020
+ mask_write 0XF8000B70 0x07FEFFFF 0x00000823
+ mask_write 0XF8000700 0x00003FFF 0x00001600
+ mask_write 0XF8000704 0x00003FFF 0x00001602
+ mask_write 0XF8000708 0x00003FFF 0x00000602
+ mask_write 0XF800070C 0x00003FFF 0x00000602
+ mask_write 0XF8000710 0x00003FFF 0x00000602
+ mask_write 0XF8000714 0x00003FFF 0x00000602
+ mask_write 0XF8000718 0x00003FFF 0x00000602
+ mask_write 0XF800071C 0x00003FFF 0x00000600
+ mask_write 0XF8000720 0x00003FFF 0x00000602
+ mask_write 0XF8000724 0x00003FFF 0x00001600
+ mask_write 0XF8000728 0x00003FFF 0x00001600
+ mask_write 0XF800072C 0x00003FFF 0x00001600
+ mask_write 0XF8000730 0x00003FFF 0x00001600
+ mask_write 0XF8000734 0x00003FFF 0x00001600
+ mask_write 0XF8000738 0x00003FFF 0x00001600
+ mask_write 0XF800073C 0x00003FFF 0x00001600
+ mask_write 0XF8000740 0x00003FFF 0x00001302
+ mask_write 0XF8000744 0x00003FFF 0x00001302
+ mask_write 0XF8000748 0x00003FFF 0x00001302
+ mask_write 0XF800074C 0x00003FFF 0x00001302
+ mask_write 0XF8000750 0x00003FFF 0x00001302
+ mask_write 0XF8000754 0x00003FFF 0x00001302
+ mask_write 0XF8000758 0x00003FFF 0x00001303
+ mask_write 0XF800075C 0x00003FFF 0x00001303
+ mask_write 0XF8000760 0x00003FFF 0x00001303
+ mask_write 0XF8000764 0x00003FFF 0x00001303
+ mask_write 0XF8000768 0x00003FFF 0x00001303
+ mask_write 0XF800076C 0x00003FFF 0x00001303
+ mask_write 0XF8000770 0x00003FFF 0x00001304
+ mask_write 0XF8000774 0x00003FFF 0x00001305
+ mask_write 0XF8000778 0x00003FFF 0x00001304
+ mask_write 0XF800077C 0x00003FFF 0x00001305
+ mask_write 0XF8000780 0x00003FFF 0x00001304
+ mask_write 0XF8000784 0x00003FFF 0x00001304
+ mask_write 0XF8000788 0x00003FFF 0x00001304
+ mask_write 0XF800078C 0x00003FFF 0x00001304
+ mask_write 0XF8000790 0x00003FFF 0x00001305
+ mask_write 0XF8000794 0x00003FFF 0x00001304
+ mask_write 0XF8000798 0x00003FFF 0x00001304
+ mask_write 0XF800079C 0x00003FFF 0x00001304
+ mask_write 0XF80007A0 0x00003FFF 0x00001280
+ mask_write 0XF80007A4 0x00003FFF 0x00001280
+ mask_write 0XF80007A8 0x00003FFF 0x00001280
+ mask_write 0XF80007AC 0x00003FFF 0x00001280
+ mask_write 0XF80007B0 0x00003FFF 0x00001280
+ mask_write 0XF80007B4 0x00003FFF 0x00001280
+ mask_write 0XF80007B8 0x00003FFF 0x00001200
+ mask_write 0XF80007BC 0x00003F01 0x00001201
+ mask_write 0XF80007C0 0x00003FFF 0x000012E0
+ mask_write 0XF80007C4 0x00003FFF 0x000012E1
+ mask_write 0XF80007C8 0x00003FFF 0x00001200
+ mask_write 0XF80007CC 0x00003FFF 0x00001200
+ mask_write 0XF80007D0 0x00003FFF 0x00001280
+ mask_write 0XF80007D4 0x00003FFF 0x00001280
+ mask_write 0XF8000830 0x003F003F 0x002F0037
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_peripherals_init_data_3_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000B48 0x00000180 0x00000180
+ mask_write 0XF8000B4C 0x00000180 0x00000180
+ mask_write 0XF8000B50 0x00000180 0x00000180
+ mask_write 0XF8000B54 0x00000180 0x00000180
+ mwr -force 0XF8000004 0x0000767B
+ mask_write 0XE0001034 0x000000FF 0x00000006
+ mask_write 0XE0001018 0x0000FFFF 0x0000007C
+ mask_write 0XE0001000 0x000001FF 0x00000017
+ mask_write 0XE0001004 0x000003FF 0x00000020
+ mask_write 0XE000D000 0x00080000 0x00080000
+ mask_write 0XF8007000 0x20000000 0x00000000
+ mask_write 0XE000A244 0x003FFFFF 0x00004000
+ mask_write 0XE000A008 0xFFFFFFFF 0xBFFF4000
+ mask_write 0XE000A248 0x003FFFFF 0x00004000
+ mask_write 0XE000A008 0xFFFFFFFF 0xBFFF0000
+ mask_delay 0XF8F00200 1
+ mask_write 0XE000A008 0xFFFFFFFF 0xBFFF4000
+}
+proc ps7_post_config_3_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000900 0x0000000F 0x0000000F
+ mask_write 0XF8000240 0xFFFFFFFF 0x00000000
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_debug_3_0 {} {
+ mwr -force 0XF8898FB0 0xC5ACCE55
+ mwr -force 0XF8899FB0 0xC5ACCE55
+ mwr -force 0XF8809FB0 0xC5ACCE55
+}
+proc ps7_pll_init_data_2_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000110 0x003FFFF0 0x000FA220
+ mask_write 0XF8000100 0x0007F000 0x00028000
+ mask_write 0XF8000100 0x00000010 0x00000010
+ mask_write 0XF8000100 0x00000001 0x00000001
+ mask_write 0XF8000100 0x00000001 0x00000000
+ mask_poll 0XF800010C 0x00000001
+ mask_write 0XF8000100 0x00000010 0x00000000
+ mask_write 0XF8000120 0x1F003F30 0x1F000200
+ mask_write 0XF8000114 0x003FFFF0 0x0012C220
+ mask_write 0XF8000104 0x0007F000 0x00020000
+ mask_write 0XF8000104 0x00000010 0x00000010
+ mask_write 0XF8000104 0x00000001 0x00000001
+ mask_write 0XF8000104 0x00000001 0x00000000
+ mask_poll 0XF800010C 0x00000002
+ mask_write 0XF8000104 0x00000010 0x00000000
+ mask_write 0XF8000124 0xFFF00003 0x0C200003
+ mask_write 0XF8000118 0x003FFFF0 0x001452C0
+ mask_write 0XF8000108 0x0007F000 0x0001E000
+ mask_write 0XF8000108 0x00000010 0x00000010
+ mask_write 0XF8000108 0x00000001 0x00000001
+ mask_write 0XF8000108 0x00000001 0x00000000
+ mask_poll 0XF800010C 0x00000004
+ mask_write 0XF8000108 0x00000010 0x00000000
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_clock_init_data_2_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000128 0x03F03F01 0x00700F01
+ mask_write 0XF8000138 0x00000011 0x00000001
+ mask_write 0XF8000140 0x03F03F71 0x00100801
+ mask_write 0XF800014C 0x00003F31 0x00000501
+ mask_write 0XF8000150 0x00003F33 0x00001401
+ mask_write 0XF8000154 0x00003F33 0x00000A02
+ mask_write 0XF8000168 0x00003F31 0x00000501
+ mask_write 0XF8000170 0x03F03F30 0x00400500
+ mask_write 0XF80001C4 0x00000001 0x00000001
+ mask_write 0XF800012C 0x01FFCCCD 0x01EC044D
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_ddr_init_data_2_0 {} {
+ mask_write 0XF8006000 0x0001FFFF 0x00000080
+ mask_write 0XF8006004 0x1FFFFFFF 0x00081081
+ mask_write 0XF8006008 0x03FFFFFF 0x03C0780F
+ mask_write 0XF800600C 0x03FFFFFF 0x02001001
+ mask_write 0XF8006010 0x03FFFFFF 0x00014001
+ mask_write 0XF8006014 0x001FFFFF 0x0004281A
+ mask_write 0XF8006018 0xF7FFFFFF 0x44E458D2
+ mask_write 0XF800601C 0xFFFFFFFF 0x720238E5
+ mask_write 0XF8006020 0xFFFFFFFC 0x272872D0
+ mask_write 0XF8006024 0x0FFFFFFF 0x0000003C
+ mask_write 0XF8006028 0x00003FFF 0x00002007
+ mask_write 0XF800602C 0xFFFFFFFF 0x00000008
+ mask_write 0XF8006030 0xFFFFFFFF 0x00040930
+ mask_write 0XF8006034 0x13FF3FFF 0x000116D4
+ mask_write 0XF8006038 0x00001FC3 0x00000000
+ mask_write 0XF800603C 0x000FFFFF 0x00000777
+ mask_write 0XF8006040 0xFFFFFFFF 0xFFF00000
+ mask_write 0XF8006044 0x0FFFFFFF 0x0F666666
+ mask_write 0XF8006048 0x3FFFFFFF 0x0003C248
+ mask_write 0XF8006050 0xFF0F8FFF 0x77010800
+ mask_write 0XF8006058 0x0001FFFF 0x00000101
+ mask_write 0XF800605C 0x0000FFFF 0x00005003
+ mask_write 0XF8006060 0x000017FF 0x0000003E
+ mask_write 0XF8006064 0x00021FE0 0x00020000
+ mask_write 0XF8006068 0x03FFFFFF 0x00284141
+ mask_write 0XF800606C 0x0000FFFF 0x00001610
+ mask_write 0XF8006078 0x03FFFFFF 0x00466111
+ mask_write 0XF800607C 0x000FFFFF 0x00032222
+ mask_write 0XF80060A0 0x00FFFFFF 0x00008000
+ mask_write 0XF80060A4 0xFFFFFFFF 0x10200802
+ mask_write 0XF80060A8 0x0FFFFFFF 0x0690CB73
+ mask_write 0XF80060AC 0x000001FF 0x000001FE
+ mask_write 0XF80060B0 0x1FFFFFFF 0x1CFFFFFF
+ mask_write 0XF80060B4 0x000007FF 0x00000200
+ mask_write 0XF80060B8 0x01FFFFFF 0x00200066
+ mask_write 0XF80060C4 0x00000003 0x00000000
+ mask_write 0XF80060C8 0x000000FF 0x00000000
+ mask_write 0XF80060DC 0x00000001 0x00000000
+ mask_write 0XF80060F0 0x0000FFFF 0x00000000
+ mask_write 0XF80060F4 0x0000000F 0x00000008
+ mask_write 0XF8006114 0x000000FF 0x00000000
+ mask_write 0XF8006118 0x7FFFFFFF 0x40000001
+ mask_write 0XF800611C 0x7FFFFFFF 0x40000001
+ mask_write 0XF8006120 0x7FFFFFFF 0x40000001
+ mask_write 0XF8006124 0x7FFFFFFF 0x40000001
+ mask_write 0XF800612C 0x000FFFFF 0x00027000
+ mask_write 0XF8006130 0x000FFFFF 0x00027000
+ mask_write 0XF8006134 0x000FFFFF 0x00026C00
+ mask_write 0XF8006138 0x000FFFFF 0x00028800
+ mask_write 0XF8006140 0x000FFFFF 0x00000035
+ mask_write 0XF8006144 0x000FFFFF 0x00000035
+ mask_write 0XF8006148 0x000FFFFF 0x00000035
+ mask_write 0XF800614C 0x000FFFFF 0x00000035
+ mask_write 0XF8006154 0x000FFFFF 0x0000007A
+ mask_write 0XF8006158 0x000FFFFF 0x0000007A
+ mask_write 0XF800615C 0x000FFFFF 0x0000007C
+ mask_write 0XF8006160 0x000FFFFF 0x00000073
+ mask_write 0XF8006168 0x001FFFFF 0x000000F1
+ mask_write 0XF800616C 0x001FFFFF 0x000000F1
+ mask_write 0XF8006170 0x001FFFFF 0x000000F0
+ mask_write 0XF8006174 0x001FFFFF 0x000000F7
+ mask_write 0XF800617C 0x000FFFFF 0x000000BA
+ mask_write 0XF8006180 0x000FFFFF 0x000000BA
+ mask_write 0XF8006184 0x000FFFFF 0x000000BC
+ mask_write 0XF8006188 0x000FFFFF 0x000000B3
+ mask_write 0XF8006190 0xFFFFFFFF 0x10040080
+ mask_write 0XF8006194 0x000FFFFF 0x0001FC82
+ mask_write 0XF8006204 0xFFFFFFFF 0x00000000
+ mask_write 0XF8006208 0x000F03FF 0x000803FF
+ mask_write 0XF800620C 0x000F03FF 0x000803FF
+ mask_write 0XF8006210 0x000F03FF 0x000803FF
+ mask_write 0XF8006214 0x000F03FF 0x000803FF
+ mask_write 0XF8006218 0x000F03FF 0x000003FF
+ mask_write 0XF800621C 0x000F03FF 0x000003FF
+ mask_write 0XF8006220 0x000F03FF 0x000003FF
+ mask_write 0XF8006224 0x000F03FF 0x000003FF
+ mask_write 0XF80062A8 0x00000FF7 0x00000000
+ mask_write 0XF80062AC 0xFFFFFFFF 0x00000000
+ mask_write 0XF80062B0 0x003FFFFF 0x00005125
+ mask_write 0XF80062B4 0x0003FFFF 0x000012A8
+ mask_poll 0XF8000B74 0x00002000
+ mask_write 0XF8006000 0x0001FFFF 0x00000081
+ mask_poll 0XF8006054 0x00000007
+}
+proc ps7_mio_init_data_2_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000B40 0x00000FFF 0x00000600
+ mask_write 0XF8000B44 0x00000FFF 0x00000600
+ mask_write 0XF8000B48 0x00000FFF 0x00000672
+ mask_write 0XF8000B4C 0x00000FFF 0x00000672
+ mask_write 0XF8000B50 0x00000FFF 0x00000674
+ mask_write 0XF8000B54 0x00000FFF 0x00000674
+ mask_write 0XF8000B58 0x00000FFF 0x00000600
+ mask_write 0XF8000B5C 0xFFFFFFFF 0x0018C068
+ mask_write 0XF8000B60 0xFFFFFFFF 0x00F98068
+ mask_write 0XF8000B64 0xFFFFFFFF 0x00F98068
+ mask_write 0XF8000B68 0xFFFFFFFF 0x00F98068
+ mask_write 0XF8000B6C 0x00007FFF 0x00000260
+ mask_write 0XF8000B70 0x00000021 0x00000021
+ mask_write 0XF8000B70 0x00000021 0x00000020
+ mask_write 0XF8000B70 0x07FFFFFF 0x00000823
+ mask_write 0XF8000700 0x00003FFF 0x00001600
+ mask_write 0XF8000704 0x00003FFF 0x00001602
+ mask_write 0XF8000708 0x00003FFF 0x00000602
+ mask_write 0XF800070C 0x00003FFF 0x00000602
+ mask_write 0XF8000710 0x00003FFF 0x00000602
+ mask_write 0XF8000714 0x00003FFF 0x00000602
+ mask_write 0XF8000718 0x00003FFF 0x00000602
+ mask_write 0XF800071C 0x00003FFF 0x00000600
+ mask_write 0XF8000720 0x00003FFF 0x00000602
+ mask_write 0XF8000724 0x00003FFF 0x00001600
+ mask_write 0XF8000728 0x00003FFF 0x00001600
+ mask_write 0XF800072C 0x00003FFF 0x00001600
+ mask_write 0XF8000730 0x00003FFF 0x00001600
+ mask_write 0XF8000734 0x00003FFF 0x00001600
+ mask_write 0XF8000738 0x00003FFF 0x00001600
+ mask_write 0XF800073C 0x00003FFF 0x00001600
+ mask_write 0XF8000740 0x00003FFF 0x00001302
+ mask_write 0XF8000744 0x00003FFF 0x00001302
+ mask_write 0XF8000748 0x00003FFF 0x00001302
+ mask_write 0XF800074C 0x00003FFF 0x00001302
+ mask_write 0XF8000750 0x00003FFF 0x00001302
+ mask_write 0XF8000754 0x00003FFF 0x00001302
+ mask_write 0XF8000758 0x00003FFF 0x00001303
+ mask_write 0XF800075C 0x00003FFF 0x00001303
+ mask_write 0XF8000760 0x00003FFF 0x00001303
+ mask_write 0XF8000764 0x00003FFF 0x00001303
+ mask_write 0XF8000768 0x00003FFF 0x00001303
+ mask_write 0XF800076C 0x00003FFF 0x00001303
+ mask_write 0XF8000770 0x00003FFF 0x00001304
+ mask_write 0XF8000774 0x00003FFF 0x00001305
+ mask_write 0XF8000778 0x00003FFF 0x00001304
+ mask_write 0XF800077C 0x00003FFF 0x00001305
+ mask_write 0XF8000780 0x00003FFF 0x00001304
+ mask_write 0XF8000784 0x00003FFF 0x00001304
+ mask_write 0XF8000788 0x00003FFF 0x00001304
+ mask_write 0XF800078C 0x00003FFF 0x00001304
+ mask_write 0XF8000790 0x00003FFF 0x00001305
+ mask_write 0XF8000794 0x00003FFF 0x00001304
+ mask_write 0XF8000798 0x00003FFF 0x00001304
+ mask_write 0XF800079C 0x00003FFF 0x00001304
+ mask_write 0XF80007A0 0x00003FFF 0x00001280
+ mask_write 0XF80007A4 0x00003FFF 0x00001280
+ mask_write 0XF80007A8 0x00003FFF 0x00001280
+ mask_write 0XF80007AC 0x00003FFF 0x00001280
+ mask_write 0XF80007B0 0x00003FFF 0x00001280
+ mask_write 0XF80007B4 0x00003FFF 0x00001280
+ mask_write 0XF80007B8 0x00003FFF 0x00001200
+ mask_write 0XF80007BC 0x00003F01 0x00001201
+ mask_write 0XF80007C0 0x00003FFF 0x000012E0
+ mask_write 0XF80007C4 0x00003FFF 0x000012E1
+ mask_write 0XF80007C8 0x00003FFF 0x00001200
+ mask_write 0XF80007CC 0x00003FFF 0x00001200
+ mask_write 0XF80007D0 0x00003FFF 0x00001280
+ mask_write 0XF80007D4 0x00003FFF 0x00001280
+ mask_write 0XF8000830 0x003F003F 0x002F0037
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_peripherals_init_data_2_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000B48 0x00000180 0x00000180
+ mask_write 0XF8000B4C 0x00000180 0x00000180
+ mask_write 0XF8000B50 0x00000180 0x00000180
+ mask_write 0XF8000B54 0x00000180 0x00000180
+ mwr -force 0XF8000004 0x0000767B
+ mask_write 0XE0001034 0x000000FF 0x00000006
+ mask_write 0XE0001018 0x0000FFFF 0x0000007C
+ mask_write 0XE0001000 0x000001FF 0x00000017
+ mask_write 0XE0001004 0x00000FFF 0x00000020
+ mask_write 0XE000D000 0x00080000 0x00080000
+ mask_write 0XF8007000 0x20000000 0x00000000
+ mask_write 0XE000A244 0x003FFFFF 0x00004000
+ mask_write 0XE000A008 0xFFFFFFFF 0xBFFF4000
+ mask_write 0XE000A248 0x003FFFFF 0x00004000
+ mask_write 0XE000A008 0xFFFFFFFF 0xBFFF0000
+ mask_delay 0XF8F00200 1
+ mask_write 0XE000A008 0xFFFFFFFF 0xBFFF4000
+}
+proc ps7_post_config_2_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000900 0x0000000F 0x0000000F
+ mask_write 0XF8000240 0xFFFFFFFF 0x00000000
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_debug_2_0 {} {
+ mwr -force 0XF8898FB0 0xC5ACCE55
+ mwr -force 0XF8899FB0 0xC5ACCE55
+ mwr -force 0XF8809FB0 0xC5ACCE55
+}
+proc ps7_pll_init_data_1_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000110 0x003FFFF0 0x000FA220
+ mask_write 0XF8000100 0x0007F000 0x00028000
+ mask_write 0XF8000100 0x00000010 0x00000010
+ mask_write 0XF8000100 0x00000001 0x00000001
+ mask_write 0XF8000100 0x00000001 0x00000000
+ mask_poll 0XF800010C 0x00000001
+ mask_write 0XF8000100 0x00000010 0x00000000
+ mask_write 0XF8000120 0x1F003F30 0x1F000200
+ mask_write 0XF8000114 0x003FFFF0 0x0012C220
+ mask_write 0XF8000104 0x0007F000 0x00020000
+ mask_write 0XF8000104 0x00000010 0x00000010
+ mask_write 0XF8000104 0x00000001 0x00000001
+ mask_write 0XF8000104 0x00000001 0x00000000
+ mask_poll 0XF800010C 0x00000002
+ mask_write 0XF8000104 0x00000010 0x00000000
+ mask_write 0XF8000124 0xFFF00003 0x0C200003
+ mask_write 0XF8000118 0x003FFFF0 0x001452C0
+ mask_write 0XF8000108 0x0007F000 0x0001E000
+ mask_write 0XF8000108 0x00000010 0x00000010
+ mask_write 0XF8000108 0x00000001 0x00000001
+ mask_write 0XF8000108 0x00000001 0x00000000
+ mask_poll 0XF800010C 0x00000004
+ mask_write 0XF8000108 0x00000010 0x00000000
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_clock_init_data_1_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000128 0x03F03F01 0x00700F01
+ mask_write 0XF8000138 0x00000011 0x00000001
+ mask_write 0XF8000140 0x03F03F71 0x00100801
+ mask_write 0XF800014C 0x00003F31 0x00000501
+ mask_write 0XF8000150 0x00003F33 0x00001401
+ mask_write 0XF8000154 0x00003F33 0x00000A02
+ mask_write 0XF8000168 0x00003F31 0x00000501
+ mask_write 0XF8000170 0x03F03F30 0x00400500
+ mask_write 0XF80001C4 0x00000001 0x00000001
+ mask_write 0XF800012C 0x01FFCCCD 0x01EC044D
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_ddr_init_data_1_0 {} {
+ mask_write 0XF8006000 0x0001FFFF 0x00000080
+ mask_write 0XF8006004 0x1FFFFFFF 0x00081081
+ mask_write 0XF8006008 0x03FFFFFF 0x03C0780F
+ mask_write 0XF800600C 0x03FFFFFF 0x02001001
+ mask_write 0XF8006010 0x03FFFFFF 0x00014001
+ mask_write 0XF8006014 0x001FFFFF 0x0004281A
+ mask_write 0XF8006018 0xF7FFFFFF 0x44E458D2
+ mask_write 0XF800601C 0xFFFFFFFF 0x720238E5
+ mask_write 0XF8006020 0xFFFFFFFC 0x272872D0
+ mask_write 0XF8006024 0x0FFFFFFF 0x0000003C
+ mask_write 0XF8006028 0x00003FFF 0x00002007
+ mask_write 0XF800602C 0xFFFFFFFF 0x00000008
+ mask_write 0XF8006030 0xFFFFFFFF 0x00040930
+ mask_write 0XF8006034 0x13FF3FFF 0x000116D4
+ mask_write 0XF8006038 0x00001FC3 0x00000000
+ mask_write 0XF800603C 0x000FFFFF 0x00000777
+ mask_write 0XF8006040 0xFFFFFFFF 0xFFF00000
+ mask_write 0XF8006044 0x0FFFFFFF 0x0F666666
+ mask_write 0XF8006048 0x3FFFFFFF 0x0003C248
+ mask_write 0XF8006050 0xFF0F8FFF 0x77010800
+ mask_write 0XF8006058 0x0001FFFF 0x00000101
+ mask_write 0XF800605C 0x0000FFFF 0x00005003
+ mask_write 0XF8006060 0x000017FF 0x0000003E
+ mask_write 0XF8006064 0x00021FE0 0x00020000
+ mask_write 0XF8006068 0x03FFFFFF 0x00284141
+ mask_write 0XF800606C 0x0000FFFF 0x00001610
+ mask_write 0XF80060A0 0x00FFFFFF 0x00008000
+ mask_write 0XF80060A4 0xFFFFFFFF 0x10200802
+ mask_write 0XF80060A8 0x0FFFFFFF 0x0690CB73
+ mask_write 0XF80060AC 0x000001FF 0x000001FE
+ mask_write 0XF80060B0 0x1FFFFFFF 0x1CFFFFFF
+ mask_write 0XF80060B4 0x000007FF 0x00000200
+ mask_write 0XF80060B8 0x01FFFFFF 0x00200066
+ mask_write 0XF80060C4 0x00000003 0x00000000
+ mask_write 0XF80060C8 0x000000FF 0x00000000
+ mask_write 0XF80060DC 0x00000001 0x00000000
+ mask_write 0XF80060F0 0x0000FFFF 0x00000000
+ mask_write 0XF80060F4 0x0000000F 0x00000008
+ mask_write 0XF8006114 0x000000FF 0x00000000
+ mask_write 0XF8006118 0x7FFFFFFF 0x40000001
+ mask_write 0XF800611C 0x7FFFFFFF 0x40000001
+ mask_write 0XF8006120 0x7FFFFFFF 0x40000001
+ mask_write 0XF8006124 0x7FFFFFFF 0x40000001
+ mask_write 0XF800612C 0x000FFFFF 0x00027000
+ mask_write 0XF8006130 0x000FFFFF 0x00027000
+ mask_write 0XF8006134 0x000FFFFF 0x00026C00
+ mask_write 0XF8006138 0x000FFFFF 0x00028800
+ mask_write 0XF8006140 0x000FFFFF 0x00000035
+ mask_write 0XF8006144 0x000FFFFF 0x00000035
+ mask_write 0XF8006148 0x000FFFFF 0x00000035
+ mask_write 0XF800614C 0x000FFFFF 0x00000035
+ mask_write 0XF8006154 0x000FFFFF 0x0000007A
+ mask_write 0XF8006158 0x000FFFFF 0x0000007A
+ mask_write 0XF800615C 0x000FFFFF 0x0000007C
+ mask_write 0XF8006160 0x000FFFFF 0x00000073
+ mask_write 0XF8006168 0x001FFFFF 0x000000F1
+ mask_write 0XF800616C 0x001FFFFF 0x000000F1
+ mask_write 0XF8006170 0x001FFFFF 0x000000F0
+ mask_write 0XF8006174 0x001FFFFF 0x000000F7
+ mask_write 0XF800617C 0x000FFFFF 0x000000BA
+ mask_write 0XF8006180 0x000FFFFF 0x000000BA
+ mask_write 0XF8006184 0x000FFFFF 0x000000BC
+ mask_write 0XF8006188 0x000FFFFF 0x000000B3
+ mask_write 0XF8006190 0xFFFFFFFF 0x10040080
+ mask_write 0XF8006194 0x000FFFFF 0x0001FC82
+ mask_write 0XF8006204 0xFFFFFFFF 0x00000000
+ mask_write 0XF8006208 0x000F03FF 0x000803FF
+ mask_write 0XF800620C 0x000F03FF 0x000803FF
+ mask_write 0XF8006210 0x000F03FF 0x000803FF
+ mask_write 0XF8006214 0x000F03FF 0x000803FF
+ mask_write 0XF8006218 0x000F03FF 0x000003FF
+ mask_write 0XF800621C 0x000F03FF 0x000003FF
+ mask_write 0XF8006220 0x000F03FF 0x000003FF
+ mask_write 0XF8006224 0x000F03FF 0x000003FF
+ mask_write 0XF80062A8 0x00000FF7 0x00000000
+ mask_write 0XF80062AC 0xFFFFFFFF 0x00000000
+ mask_write 0XF80062B0 0x003FFFFF 0x00005125
+ mask_write 0XF80062B4 0x0003FFFF 0x000012A8
+ mask_poll 0XF8000B74 0x00002000
+ mask_write 0XF8006000 0x0001FFFF 0x00000081
+ mask_poll 0XF8006054 0x00000007
+}
+proc ps7_mio_init_data_1_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000B40 0x00000FFF 0x00000600
+ mask_write 0XF8000B44 0x00000FFF 0x00000600
+ mask_write 0XF8000B48 0x00000FFF 0x00000672
+ mask_write 0XF8000B4C 0x00000FFF 0x00000672
+ mask_write 0XF8000B50 0x00000FFF 0x00000674
+ mask_write 0XF8000B54 0x00000FFF 0x00000674
+ mask_write 0XF8000B58 0x00000FFF 0x00000600
+ mask_write 0XF8000B5C 0xFFFFFFFF 0x0018C068
+ mask_write 0XF8000B60 0xFFFFFFFF 0x00F98068
+ mask_write 0XF8000B64 0xFFFFFFFF 0x00F98068
+ mask_write 0XF8000B68 0xFFFFFFFF 0x00F98068
+ mask_write 0XF8000B6C 0x000073FF 0x00000260
+ mask_write 0XF8000B70 0x00000021 0x00000021
+ mask_write 0XF8000B70 0x00000021 0x00000020
+ mask_write 0XF8000B70 0x07FFFFFF 0x00000823
+ mask_write 0XF8000700 0x00003FFF 0x00001600
+ mask_write 0XF8000704 0x00003FFF 0x00001602
+ mask_write 0XF8000708 0x00003FFF 0x00000602
+ mask_write 0XF800070C 0x00003FFF 0x00000602
+ mask_write 0XF8000710 0x00003FFF 0x00000602
+ mask_write 0XF8000714 0x00003FFF 0x00000602
+ mask_write 0XF8000718 0x00003FFF 0x00000602
+ mask_write 0XF800071C 0x00003FFF 0x00000600
+ mask_write 0XF8000720 0x00003FFF 0x00000602
+ mask_write 0XF8000724 0x00003FFF 0x00001600
+ mask_write 0XF8000728 0x00003FFF 0x00001600
+ mask_write 0XF800072C 0x00003FFF 0x00001600
+ mask_write 0XF8000730 0x00003FFF 0x00001600
+ mask_write 0XF8000734 0x00003FFF 0x00001600
+ mask_write 0XF8000738 0x00003FFF 0x00001600
+ mask_write 0XF800073C 0x00003FFF 0x00001600
+ mask_write 0XF8000740 0x00003FFF 0x00001302
+ mask_write 0XF8000744 0x00003FFF 0x00001302
+ mask_write 0XF8000748 0x00003FFF 0x00001302
+ mask_write 0XF800074C 0x00003FFF 0x00001302
+ mask_write 0XF8000750 0x00003FFF 0x00001302
+ mask_write 0XF8000754 0x00003FFF 0x00001302
+ mask_write 0XF8000758 0x00003FFF 0x00001303
+ mask_write 0XF800075C 0x00003FFF 0x00001303
+ mask_write 0XF8000760 0x00003FFF 0x00001303
+ mask_write 0XF8000764 0x00003FFF 0x00001303
+ mask_write 0XF8000768 0x00003FFF 0x00001303
+ mask_write 0XF800076C 0x00003FFF 0x00001303
+ mask_write 0XF8000770 0x00003FFF 0x00001304
+ mask_write 0XF8000774 0x00003FFF 0x00001305
+ mask_write 0XF8000778 0x00003FFF 0x00001304
+ mask_write 0XF800077C 0x00003FFF 0x00001305
+ mask_write 0XF8000780 0x00003FFF 0x00001304
+ mask_write 0XF8000784 0x00003FFF 0x00001304
+ mask_write 0XF8000788 0x00003FFF 0x00001304
+ mask_write 0XF800078C 0x00003FFF 0x00001304
+ mask_write 0XF8000790 0x00003FFF 0x00001305
+ mask_write 0XF8000794 0x00003FFF 0x00001304
+ mask_write 0XF8000798 0x00003FFF 0x00001304
+ mask_write 0XF800079C 0x00003FFF 0x00001304
+ mask_write 0XF80007A0 0x00003FFF 0x00001280
+ mask_write 0XF80007A4 0x00003FFF 0x00001280
+ mask_write 0XF80007A8 0x00003FFF 0x00001280
+ mask_write 0XF80007AC 0x00003FFF 0x00001280
+ mask_write 0XF80007B0 0x00003FFF 0x00001280
+ mask_write 0XF80007B4 0x00003FFF 0x00001280
+ mask_write 0XF80007B8 0x00003FFF 0x00001200
+ mask_write 0XF80007BC 0x00003F01 0x00001201
+ mask_write 0XF80007C0 0x00003FFF 0x000012E0
+ mask_write 0XF80007C4 0x00003FFF 0x000012E1
+ mask_write 0XF80007C8 0x00003FFF 0x00001200
+ mask_write 0XF80007CC 0x00003FFF 0x00001200
+ mask_write 0XF80007D0 0x00003FFF 0x00001280
+ mask_write 0XF80007D4 0x00003FFF 0x00001280
+ mask_write 0XF8000830 0x003F003F 0x002F0037
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_peripherals_init_data_1_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000B48 0x00000180 0x00000180
+ mask_write 0XF8000B4C 0x00000180 0x00000180
+ mask_write 0XF8000B50 0x00000180 0x00000180
+ mask_write 0XF8000B54 0x00000180 0x00000180
+ mwr -force 0XF8000004 0x0000767B
+ mask_write 0XE0001034 0x000000FF 0x00000006
+ mask_write 0XE0001018 0x0000FFFF 0x0000007C
+ mask_write 0XE0001000 0x000001FF 0x00000017
+ mask_write 0XE0001004 0x00000FFF 0x00000020
+ mask_write 0XE000D000 0x00080000 0x00080000
+ mask_write 0XF8007000 0x20000000 0x00000000
+ mask_write 0XE000A244 0x003FFFFF 0x00004000
+ mask_write 0XE000A008 0xFFFFFFFF 0xBFFF4000
+ mask_write 0XE000A248 0x003FFFFF 0x00004000
+ mask_write 0XE000A008 0xFFFFFFFF 0xBFFF0000
+ mask_delay 0XF8F00200 1
+ mask_write 0XE000A008 0xFFFFFFFF 0xBFFF4000
+}
+proc ps7_post_config_1_0 {} {
+ mwr -force 0XF8000008 0x0000DF0D
+ mask_write 0XF8000900 0x0000000F 0x0000000F
+ mask_write 0XF8000240 0xFFFFFFFF 0x00000000
+ mwr -force 0XF8000004 0x0000767B
+}
+proc ps7_debug_1_0 {} {
+ mwr -force 0XF8898FB0 0xC5ACCE55
+ mwr -force 0XF8899FB0 0xC5ACCE55
+ mwr -force 0XF8809FB0 0xC5ACCE55
+}
+set PCW_SILICON_VER_1_0 "0x0"
+set PCW_SILICON_VER_2_0 "0x1"
+set PCW_SILICON_VER_3_0 "0x2"
+set APU_FREQ 667000000
+
+
+
+proc mask_poll { addr mask } {
+ set count 1
+ set curval "0x[string range [mrd $addr] end-8 end]"
+ set maskedval [expr {$curval & $mask}]
+ while { $maskedval == 0 } {
+ set curval "0x[string range [mrd $addr] end-8 end]"
+ set maskedval [expr {$curval & $mask}]
+ set count [ expr { $count + 1 } ]
+ if { $count == 100000000 } {
+ puts "Timeout Reached. Mask poll failed at ADDRESS: $addr MASK: $mask"
+ break
+ }
+ }
+}
+
+
+
+proc mask_delay { addr val } {
+ set delay [ get_number_of_cycles_for_delay $val ]
+ perf_reset_and_start_timer
+ set curval "0x[string range [mrd $addr] end-8 end]"
+ set maskedval [expr {$curval < $delay}]
+ while { $maskedval == 1 } {
+ set curval "0x[string range [mrd $addr] end-8 end]"
+ set maskedval [expr {$curval < $delay}]
+ }
+ perf_reset_clock
+}
+
+proc ps_version { } {
+ set si_ver "0x[string range [mrd 0xF8007080] end-8 end]"
+ set mask_sil_ver "0x[expr {$si_ver >> 28}]"
+ return $mask_sil_ver;
+}
+
+proc ps7_post_config {} {
+ set saved_mode [configparams force-mem-accesses]
+ configparams force-mem-accesses 1
+
+ variable PCW_SILICON_VER_1_0
+ variable PCW_SILICON_VER_2_0
+ variable PCW_SILICON_VER_3_0
+ set sil_ver [ps_version]
+
+ if { $sil_ver == $PCW_SILICON_VER_1_0} {
+ ps7_post_config_1_0
+ } elseif { $sil_ver == $PCW_SILICON_VER_2_0 } {
+ ps7_post_config_2_0
+ } else {
+ ps7_post_config_3_0
+ }
+ configparams force-mem-accesses $saved_mode
+}
+
+proc ps7_debug {} {
+ variable PCW_SILICON_VER_1_0
+ variable PCW_SILICON_VER_2_0
+ variable PCW_SILICON_VER_3_0
+ set sil_ver [ps_version]
+
+ if { $sil_ver == $PCW_SILICON_VER_1_0} {
+ ps7_debug_1_0
+ } elseif { $sil_ver == $PCW_SILICON_VER_2_0 } {
+ ps7_debug_2_0
+ } else {
+ ps7_debug_3_0
+ }
+}
+proc ps7_init {} {
+ variable PCW_SILICON_VER_1_0
+ variable PCW_SILICON_VER_2_0
+ variable PCW_SILICON_VER_3_0
+ set sil_ver [ps_version]
+ if { $sil_ver == $PCW_SILICON_VER_1_0} {
+ ps7_mio_init_data_1_0
+ ps7_pll_init_data_1_0
+ ps7_clock_init_data_1_0
+ ps7_ddr_init_data_1_0
+ ps7_peripherals_init_data_1_0
+ #puts "PCW Silicon Version : 1.0"
+ } elseif { $sil_ver == $PCW_SILICON_VER_2_0 } {
+ ps7_mio_init_data_2_0
+ ps7_pll_init_data_2_0
+ ps7_clock_init_data_2_0
+ ps7_ddr_init_data_2_0
+ ps7_peripherals_init_data_2_0
+ #puts "PCW Silicon Version : 2.0"
+ } else {
+ ps7_mio_init_data_3_0
+ ps7_pll_init_data_3_0
+ ps7_clock_init_data_3_0
+ ps7_ddr_init_data_3_0
+ ps7_peripherals_init_data_3_0
+ #puts "PCW Silicon Version : 3.0"
+ }
+}
+
+
+# For delay calculation using global timer
+
+# start timer
+ proc perf_start_clock { } {
+
+ #writing SCU_GLOBAL_TIMER_CONTROL register
+
+ mask_write 0xF8F00208 0x00000109 0x00000009
+}
+
+# stop timer and reset timer count regs
+ proc perf_reset_clock { } {
+ perf_disable_clock
+ mask_write 0xF8F00200 0xFFFFFFFF 0x00000000
+ mask_write 0xF8F00204 0xFFFFFFFF 0x00000000
+}
+
+# Compute mask for given delay in miliseconds
+proc get_number_of_cycles_for_delay { delay } {
+
+ # GTC is always clocked at 1/2 of the CPU frequency (CPU_3x2x)
+ variable APU_FREQ
+ return [ expr ($delay * $APU_FREQ /(2 * 1000))]
+}
+
+
+# stop timer
+proc perf_disable_clock {} {
+ mask_write 0xF8F00208 0xFFFFFFFF 0x00000000
+}
+
+proc perf_reset_and_start_timer {} {
+ perf_reset_clock
+ perf_start_clock
+}
+
+
diff --git a/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/system.hdf b/quad/vivado_workspace/PWM_Combined_Tests/PWM_Combined_Tests.sdk/design_1_wrapper_hw_platform_0/system.hdf
new file mode 100644
index 0000000000000000000000000000000000000000..47fa689b8abca63d0b7b9aac03bc45c695f97ee5
GIT binary patch
literal 475631
zcmY(q18`+c)GmBtW0FklWMbRK#I`1Oa)OC%b7I@JZQHhO-MruT*I)OZT3xlzUcGxg
zjlK3lx4aY>I2r%|fCkJ2aLF`F2ni>F0sw5#008XwT?bbOBV!Xf7i+5wRUL;^0W{C3
zF25CL5Sdg*+~1JK3Wd<{;f=1Vf`pP~0!b6WpRbpGW<pjBu5DwP4*VQX_6nD}Y?eEe
zWTJ5eRL7xA&21MHbR%9vL_ZIM;RvPUSxBgw!ToHah;CH?HryCtR~+b>!bmAmp8Zb;
zo6a@#k3Rj3O5(wOcvc2Kn>7U6%+h96v`Iz(Mqb7u6%|@@^iI$4=s+mcN-x?;#<QUH
zSurnLV`w-#&s~gxW#(>M;D>*qY@Y9T;#MZ9)vg;;T5Ou-`fad%j1lD#tYVgCx0-15
zwQw37#esqE3k?(7rLr1McIrHGjxwm%-2NTGbX)zGQOSYTQcf{QjhdM}y;pPjBq~~-
zXdLGLoC5BO9}jC>jRNkS#@xM6o@v&2i3w>Y-@kAdb`&&T6N%)d*CMTs&-Hkvlh}%g
zU~Tf^Qrs2Z%}7#qf=5pr8+7JuhM^CJKx?&HsONCI3rTJ+G;r;3y$}rKaYE8qKx-dg
zqE+~m;>M~llFmM0qudR%kyZV&EX}GsoL|Gnx05Lt5EY_szfAFfP1acRJK1e9o>IA1
zXD|{=1hav^JwhO}OO6e}bK!QF<jXF5DfcIdyN>;*OLC)xG^U6)y**)Qhbn3es`n(H
z<WU*y7ck56jLOe&T@-3dtY+YqqT4X7cG4WOgv3I38q_79FWJQWYd;dX-0t!BnkbI}
z4lyqMB=RjT{e=NrhlkLl(!AI^o5U1whRm`pJUYKZhOb1j#pY4T#&llVyqy#zGEY&~
zxR^*?@Nw?zM$;|nff(*LDV~BNJ~GuFj|AL}@t3}Z{y(Hih$B)u12+-s*&M&xTYpwz
z`6ohqlTGMci?4;YtJl-oO^=67>ZVNM3vXB(?hJ4F@8wGifc*cKFZ3_KC#xv{@CFMG
zfCr!fjEo)3O>OiT>CBwXKmf?!3;O^4U38q-<A~Q%ynAPYf{3pt-wBhV$7xDWil71{
zwDnQ3k!iO$W<cVQ0}WBO0Wp+QWuE+<;;mIcX3LApO0lI`8FMR&-b85PI;y16(ecsI
z*RHRvFYnhW+i0YOt)sIEg9e_mMI?)bQ4iO)RxO&VsnWTTfim`mQ4?;h%?W(fu@{ZM
zEv2fTFVS5YPODdaay$8RRgSAm1l)Vo+_;1ud73GXZy7+8dvVi+vlpFT>HI3#<O#1M
zZG&gd4SSM#s!-_!Z3O<0@_^l7s7Qae2LkUmtpa;V1!pLXK1l`}oeY()kD*(=h0zxV
z%%-VQ=kT|IK93e18e1eAwdkwQkD-avg)Y4=i}_97iN&>5ZXvO@yPCDrbQQg?wnacG
zq#%J;bDAys(^#=?MTFnt+cpYct7kKRX%9xPLeX3&E|m52xk`uIZ`0Wq<5?^uzfCia
z%z!VSmY(zLtpq1$57i4q&Rr*W+>J@L85HEd^ldvD4`;VFpI9^JK`+*waJdWa-i((X
z$xe_Ja^0KQZ%PY@Us_i8Yr$J_hFS)0D0PzhvkEqH&u*P5wuY#>wv8h&mO&aD)&uq9
z%WY1`BX>M(6*_(QTp00nRAxL2w939|8VyXBy1G3_#fmSf0(SG!yT47Goh`{(CO8t?
z#MyDH*+_Yvt50!{C1m&YM7YBQz%);M4%MZPa^Iwi@cstR?17#q|D+m4^#zEaeRMWz
zT)-A<|7lZ}#(FSEwf>W{j#;9Ljh<8+s#r*rrE2LfSoX7Y(r=4>?SPD{Rl|yX#;GF&
zosCD1$US+hg&2&vVq99#BoCowxchfX8G6<Vqn^{*TN<>9=>!8KEiD;2XhU*(F)DVA
zt5br067#XQjq+R=m(1VBJ8Nz|dQ+qsvj)h5zN%RS%*KmFAj5Gz*>-VtWV+S(?VO}D
zz-A2K8B}yMWX9X2Q*m{81})Zym*v%}E*4#f0N=|_E#N_62gKMxCQ{Vm4+)XI^S0?8
zC3Aw30F8>2g+;D;ZH=_};pOwS%EL8>GK5hSlw&L_iAY%#9L5}wiTzc~4d6c^Hv7u~
zHCdGNTn@@F-<!2qw)SEIwrO1d0=E48j13(SiHe*02SwX?4Hfv<&6~eP)|Kpm?JLsi
zf0>UX9b`D-ufPDAg&1VKWdq?~yuq2J>*tJhUkJE&eXLFy0xuBCF5)_kXzO!gfrU`+
zu+v@xnZLRZ-jn+wE9Fxk^f3dR#**&!5J>Jf8fuC``k^1t{b@3^q@_QP1%A{atL5R@
z_SqV4#w5TGy|o4!)UhK1kKzYS;Dj)j8WgY3FJ$46i~@1Y`QRTbz=y9ZUZHQhN+5F7
zv;Bd1J5{s?M0w!y9~(&kYz<UxC)uDyOtr<^`6Lp;YN=&(qV4BzY%yw5L+9x-2%2ic
ztCHt{rlP1Ll==~MKQwcn?ECoE0ABY@U@o9Mlur=o+bXi1RYjG-)Z5gugkC|IBE@hG
zUUuOXfmgm<5U>VOxR?|2m^%A{zR(Lfxkb1XcpAqHm$;VeFx>I?q^|Ncs7}j}tg^DG
zVBr}IhImirz#7!c*7!`)P<kh!45(9ZqRM3$U#Z`LMEd=*6!K1iKag3@gPvpjp4IRJ
z#JZhHNr$m0BNR^qfQ+78zt+mNIg5gCbb_tBZldkkh%a;RKEyw@_sNW^m*0}rW2i=t
z1bY)Vw88SO?b54JL6d`NAfZtr)R6n1tLoVE7+`zIvMi72cat(40BA84!$Qbo;__)_
znmhm~>SRt3l+lnIUS+dK>mM8Zw5kdut+*r7F%hnWKNC;dFe!SB)+4)55-bQA>$bDy
zsZL?2j69TCety5qfwCDfFrf|EK2=Uy1mJS&?hrgCkKxk+CVs&*anz~4BLIbCpC3=V
z)s5xhedyy&ntry#Vl=4^pf#ngFSSWM(IFPyI(^W^{8n=A#OFEuDs+V%_>uaEfhol*
z)M`vBo88K75gdD4r%}Zl-P1;n3s_LR&ty+`L~z;_-4qqN$U=#npLoyzK<$mT^B*Az
zrb@Tak-`ty<EZs`I`+CegO!kH?A(`A9~u32vH<4qb&?$EQH*q-wHtgL+&ms$UVJee
zNVZoPRW|5jeQgUDhrk<f?~l93i0Iq9E7LCa+|?;(Q@N*yygaq*7wY;{C^=_hZbV_c
z+nWC8qT@No-s^UDs}78;UbVd}H9z!#^zPsX52vS7*N$Z&E}h@U<=A4|*LN2lJYB)#
z(hS|@UkVo&5)DiUBR{&`yt)V(JM!@cv78B`k#>x&tZH|zr!<yB8~J;)C9hGs0=;F$
z_lSl~Z$pFYGO8g^2AYKfkSgfw4(va#OLcuiRgu*Sc-JPW3?yqFDuzave<0A)b(5oq
zSZ)~z(gaFRQJjBL8D`}*Q%+!p1GOT47`k1u1cI7ElxjHSSMr4(4|Kcj(zRyjYQ>@(
z@c!!B)&T7Rj#_1GL&x}D#}R`)5NkSKcX_>{zkAeZsvXv?(I;H)RD)to!{+l{F4YZ*
zbD*SIQ-vSQEz!Oh6fjk`mqrMBvnOnsBIz9^EY#M1Fcs;Q@X#ir=@-}|Y~hqs-A!d3
zHEHE35O&o$VCJ?7;~MrI`Wb5PG3~~$R1O;vVnFsR%vpqz`zxwpp)sA)RW=3~aIlt7
zV{Jq4mzn>ZyWx^5K**U$P-f>)pP{3W=EipRa}v3iJq#K*5fJtoh7F1_0a%hgEW&3-
z;KnEy09gG4`o%_(lZDCVWU<`=mM1YZh0Qsn()k3`;aB%DYoq&5f##8E^1y|#+UyCn
z9jC?&HO;aErw%uY-eim9oYbcd#)VM%rvBB`Ncm+&6_@pLl((53^q=sO#t$jUWFRd9
zb#6`1o_0@vAFr>2tDEc6f;m^$SK?Nb879W*RH%AonXO#Z105>oyHRp424ij1#-_sG
zsw^$qAgl@$r{3dOu1(HtZST5QKL@OI`?hSYhC7-mx)>Ar$l*Xfo95<Oam*3aK#J4o
z*y_HFhH84+?>qLIopDijHa6{yhAO%I<#UggLma(=EqopMppZHZ#grfTU_<(}UJe;|
zxK5Xg6z`7einy?LAM+F|<MXZoDkm47;)<T5O?IzMqY7|3voJ=skDdN2XHG^$@JW?a
zY8#R*9_kz8_*5Ielo=|z_^hcjeuYNCGB`ZEZcf7}^fO0c@yPw+b_|yy@8c`s_h<4X
zZka+JH)y=J`Fz_&j}OwW4P7UIth*S1B)U|eL=;w|@_dzWOPZCTAd$8nEd9fQTEG3a
zuFWH1JIW?~_AA~&(<>=1{Va-D&2kPe!O$H04LO0nHlhw;p_>~Ar;(pQ4(nD2l$n{t
zZcOoodw%eft?R9dNjl<?!_rni4k|*_<jWc!-sR*5K`ux|NMl)6=^r**XBM`_OB|xo
zqwL>Zmem-`E%z+AjrP-izF=`VJ$BJ_&V`*#gUgmzJ<h+#Ymrp{E+!$x>UtRe)p#Nz
zZXG-ggGApq8ES1_Uge9HZVZ~;gzxFwq%1;Jg2<`HFL>s@XSI=VDSqM>?P$U!?f`Ml
zgCR;Rtw`2ODiNG+DSL$@TTi?83Mw@VJI+mBvMMTr;5}MAl@cBMEqG;-G&FtYPj57%
z_ltJVZsQ`Jp;?7G#((O7f7r-v))C<W4BB!a{m|ZK)<j1ByjW|8GJ~+PSH+dMAdpgK
zOClx~qm2N}DP}w_IRvXP{zBzZt{3bkt)Z0WV2S&Q07WwnC{PhaA*X>{67WVKhKwkb
zv$%5N@n!)(y);A>Q#l*;{eUx9#L15a2`XD6wgDTGphxi7+i;KM;tJUzHM|4%+QLqQ
zMc7A?eMYF;CUZKxLLK<`BO#D=;uPV=4u`Z1#JV|f><rG~F4#`Qvu-4<#|Tvrx%<4r
z6WC<o{-9xT+90$RHO{rT3M|Xp=C~DAX%~_$HTlawj+Ibm+$<RF%Z=QcO4Ff;{sDFe
zsOT<j#kb@4vNGarMAfE2g}_1$;$!3;C&{U4h+4YHy@WD*MPnsvorf6b95=xOlGtrS
zL`-j_KHs;v>9%wM_U$$#QazzaNv*TvyzR@Zr|K`Qm%8-YI=&-WDhJSvPGIIImUBk?
z%M0eGGQ?13%*cU?_G@yDf4UKgZ?Re5(Ri(|-EQnE2zV!!!i(tdShY(t85ufdT4K@!
zCQs%gcH|hWwFqrQn6db;tbP!uAZzWy{3ckXRQkdED>;6vYN2|WFLh?*C0;fmaSBH=
z55qYn>5w%*(Z`;$z|bX*sudKdSi^OSgri6)(2_sP$RiP0hFOjTrEL&8_Jmb7#Jpy5
zE^h{_PIlrL&<m}0ylGWaBPrGvqvMF$t$0F4@;sM;Tz5d_Md$saj)><(dGWgL0L5gB
zUL`${=1+D!-5=wR&FuqZ4BkQ?V-#6&3e`^bM7QxyJ*t$zbJ5*O+>LM_XH~5qZ(b#i
z=($4%B#OLc4RxlXL}R3$V!_wS#-jao4Fz-#-*9O~(teil_)}Y{o{ocz{%SxDL=VD}
zltjr~SY4>g^)Zf<6~9(C6>OGlI*Ssy<RqJnH6XI3VNu&1bYYP0ojivQjoOxTUazaw
z8909{2y2RAEl;Li`}H4|jBl(pB%!LV`AyLE7#c>eDnfx~U!XbZMK_u3yGp-X`uU?D
zdKK<j4RSnkDRJ_PQ*`v5PtD7Gt1&$KsrO6xz|@1EU7fgxoWP=^^MBb2K@&d>R3Dmb
zvBHQo=kj6+<uSx&`@i=oAgx-DkmAS?-SFVxz-gU|sdd3J#44b|FZlgklU(JCg`6Kp
zQu2ZQy-OhkWsk6;`jf&ry#_31On`3BXHo-Igic`2!H|MJi57PMh!dsL&r2ttJw3(_
zAL$1uw~RVSHmD{@J?JsJDa4IFMYM;sSvSs7%_j;O;Sx{=Z}nFVsq?P3L|#rn1JDSJ
zH<yNRP!)N{F`&ip7#BUF1}i&*0&0%0qa6uKba|$318+DpM)Jh$)C0!1<gi8H$zSi-
zXdyGeRT~dP%P`C?JDt&N-^casu^Q<EB7m@eCW;OZDdoCcy4@li0*qX(c{d;QP=P4L
z6i$K`F5OW0j*bE2D62cf;bU}8-(mz_U$DZckAvmznS6uohZDU0ElHbg&3QQ)<Xj)g
z(e^V}q`)5CF=O}bsZi5D7RX4$f&pNLpg);#Rq#}<??D;LS^>T=IznrG8e*U8Aewq1
zkuxM9I#Kc<hm0~GkJs>(CM%x%HTfPwGO`lJ!!gf)V!jml&iqb%X|586zdp}&dXhMJ
zeWvQ6-g5S&b*75hjD3Npv8cq}Tb8_`;hSAKr`h0)Swo&G_HW;z0}P+LqZiEf(rnJV
zj2GPbWfhajOxs#GEx6zZa?tP05ol5(YlpCS1WpZ7dpBr4yn5-p9l%*u;YBheQHS6V
z%kyHVA@&R%%hOwwIgHLP4+TwEMz#VA%O||K7_Db<_l&$wTaOx2nvlmx`fr*nJ;_}Y
zIU(1Ps7`#un**mt6Hae#%hk_x%iGx1^oM=*Z_HYE?ufBo_~sIxcAHB5^AKM=?SVGm
zVvGce>s+)p!rZEsnqkykB`3D?!}ox-mkQR)lWo=OGPYdeaBHA&m3Bcz#L~F#klR&K
z`TVmMB=5){chMurBWs?mJlDD?T%|M~5E{8lppnq98V(WCDSTTL9N#6s`hvDeI^ewI
zE>vNJnR*>KI)w9L*^2#}z5W*EzIDUj*7q!x%DaRwhPBZKdvaBMl|0zgYBb2`e>6F{
z*J-$#b;#=PImA+9H2dk8$oy5&d6i7IoM_jmpjuX{9-XRAj<p$Xx5Ze21XJZ1jQL2R
z(4GNz(SFo^L>c*JkgTVPkdVvRiM(Lc&6o7uwwRv&7{ajgxkKuDOQ~6?61fg^E~vU$
zA?#~j0ir?MOsApdyEPviRvw7bK|6E&OV);;WL@re95E}%^1^G-oCB!rZBMvS>p4`v
ztQ6<|7h&2?q(Eu2W8Ol?t>?9bdd}bgApIyNweE-#y*<#Gc^)~~mHDphp|h!gOh6<!
zT2T1kyz(rL+PE|juY5}58xJBiu)N0;-k4}X3VhG?e96-F{nQF$#V0RU;YiV#bLl?P
zGE>FnI#WfbZ3?=3kLeau<Vs2g?=GxGifXhAKiw=!z|~CuQ^Q46k#=<uH#+dwUioU(
zg11kid7QjkRk^k#tMk(Nf~I!t4sovYX|<jz2EPASYkQh^)B`BmlO<^hTDG<#E5^sU
zM1m*CKS+#4+BuFJ<3{Pc*YcLV17VIXB+)>bDxgNaG^%6LGE?MCMyJl9h;w@lRGYm?
z`Re(bu|?x2dio;SY?*;QQ+*cY$ze&k{#>HDQ0hU|pA8*hcUKeE;v6-3y!&KO$xI=d
z;)9M_C9LmTZsjd_XCltp(K1?vb}xymOp&n~!@A&*T!KXhs^IN|naaPyQG<WyFI*f@
zvJqb;nrru$XKAG5dvAUBZ5rdc-0`XQqM%&ecoSs8<!uLW0Na2(C5dVBU(Lz?dO#*M
z$Js40xJs5;&*;+^B?2;r)>3Hdi@ISaWxdKI^SkL?RC^p-)roXFLt#l+(Da2HB~4L*
zJ5FkhWjtFLS(bZDN~xROVe|D*!j{JbGAc{al-V84vb+lpy8+9i_4*)CopcKF`{JAO
z+5T|XdE&6QJC&xV7a}^uD7~@S^s2{SYw`wcG}-l;L<5^UZTFm3tRXt;EEpz_e+|5u
zk)wsZpiJjf&f?g^e^+1d#A#C3qDzHZ3J~GC7*XWcDbDfVYO=%esRRC~SMOpncyw58
zUda0jV6)*eH-zJW4w|LiRvo$5N2hV@lj*aGuclw*L*!D$sgL%zy;vLiQDI`du>WJq
zr9k8T4z_}ar_3PEM<+Wd9->iXvb3C&W1>zV4HDYTzvq`rl6XTC`NAj*{B`idduE~=
zxxLtOD+joAP0dLA^AXKdlqEIs#IL>Sc|57dx@p$9ZEJzk1S2UJ#$U$#Vlr|D6XkqM
z%A=*#p{sXYMnfbO+tPtaXe*s?!_wNqmFqN(2`jgiwXdz7udNl|KGc4u-0VGZ)=hM2
zq6U>U^oE7tl7xZ@RvmmvLq3j&=|%er{3kBPFv}xAL`4-f=Jyi6kP5so+^R?5!pohc
zWy5-<8j=w8+^iDR@NBy+wn=fdyJ0D6j!o!EKZR8Z6_1T-=*RK6O_y?OaQ>dL@k7hE
z_m+fnWB@ibx<%`yx9*w2%k!?_+j#eMwz9W(eyFdTV%?2jV|t`!X_G{i0QamPrH;kM
zppBF6P@wAiORQCgmVfLLf4p!f=`=+z&N_2eGdQO7(a1cL=zjB1u!=$dj<qs6>gYrZ
zBh^?pcf#`dEfS&R^X<`2V#sBSFX}O`Ou4d05<xZL<!I_|twJH5%VKwV;hfPYny7PC
zd3*Tfti5*i32#v&{@Wq4CBO(eh3H;wQgwq<WB&>`d&X!3>$D|kQdf;bJlu3PO6;GG
zeq+=`I$N~X_|}u2+MNm?3aL8hYeSLbS?aaz<6<D@k<+f`{K_^qTYQM3{h!6M3aVm8
z-$)$bKNlY<Lz@;T8*SC#@1&kCnC>AS(aC0-#$qf_q>~lB#8v1>-m-FnYRGI83>FxI
zUJ4fE$1wi*xKXvq4G*H$25H|Z38%4f5HcR%c5#Qb?r_-MAtdPjEWbR@<t{Cb%n9Rg
zC}n3UQ_Gn8Uw7p3V(*(2Eq_jg&PGdpE7Y>}DP*kk;P27-rc%nK;xnWs+tEV%n%ZWg
zJPuvRr2llL?mjZX4qclq0XY}7c`}iEPbl+cfW<lZN>g+=>uz7%uG7(fR{sI$R&^D|
zXXsH33(to`W3;75^rPMX#5#K|(lU6yK-Pv>)4xj`6=cHE`YDXkZyS*CtZ9bbifz@a
zkAdbp{Z*`bz6_OUJJ4$=n^~tJQ<Vd+hx5lB_E{@fEx8--IZ!i-kk$-aw(tYb`WM5x
z4F1k2ix~*Q=<O~|;`^G*om|0*x3G~PC=khy?1w6nOLr3<ZD{?K?7$K%HyZ_moucDV
zM=tKlhrFT}x0`$8&P-krX2`)O%H1!G#&QY5BS(wDYx3soN4v-*GlHdOkkugxp|SJm
z?*A-qNi3V@ejLGZX?HmZ#WAbcZi)Xj!yk)fWXsov>~_bj2*f46YF39}TBWQAhK@g@
zF806^4(NBUR{3P7H9lcKdsc_+M$H}AvpSM(ZkLtgZMr?UFPDn(=YH@YBpKw%tPR0X
zjV&3n{gUJQi2>(gI$th6t<i~JNBJ^W@>IT<-(jO_i+iFQMpl`Auedf;Ba<vUnROq~
zroZYUiK5xbWZCv(847;1^k8G#er@O*<&r5MrCbSUiE@t0RM?}LgZwem+K__h=Ql{Z
zoH<!Y<ICTvx-grq)@@-cPg1|?Vvc{W#Hv@Z?ftKDJ^$N<?hh9B4KRk?Q_CY*)!NAS
zQmf%YtKk=Cwe3Qq?LtuGk~$cvYGD>f*evehH{+nGZmr4Uo6<;eDvTdSXCcMUiz!0&
zw@R(IN@+JiEw@S|`Ih2<3xBDPxbmcO`7|O->#MJKhZ=)#GOd`NIU>EaeF@CS$P%Sr
z<;)fy4QS`G;~NFX{xidju{j4!)Jz^}=VEYfqczQvT<d--;g$B1omR;0Hc&hAJiMVl
zDJV}99DwGXD+CXg)P8@bV?Tv)oF2g2EVZjJ);O=CYjk2eMVhGNj<f`&at}JJ=6bW`
zwJuH8JjYmC!9L}em{?5!0|k{+j<L;y_<-eaq4r2$#klJ@bKf;q)U3B2clm2B2F6y~
zJ;&-@JEvaqIHSr3rZ(-?xuZtVJ>L?|$9KDot_VYRus1iH3_Zygf+`^D>9(4r^FEne
z#xXWzt0qqSTnWEzh(_BKwo6&AAM2Vh<a+>o9^@rZ1jD6oF*-b@mX|Rzon<kQNDm!3
zbJ(r$ndCObFaia4VX{FVSnE#yd|Ohpu<y+E?}LLo&UafFO%BH}h+SIVo~yNm+o@4Z
z=OpKkGB_*iv2wGS&9Ws-wG)LMT{I}etutR%bcvK}vm=}Zl7Xjklp~y0zvd{j6W|vb
zglJ^;WHdFLP4*n|OJM)xq*5J6qvsB4ji9ZSQ3YujYEXH5r(1iaZGEU=kqu5`R3q={
z_4H!ePfT?ixjoj#D%V&v+op&ic)fp>D!k?(=G3pLyh0DiAw1E}efGX-3-T5l;NYJ1
zqOTooufQZW_%zx7U%?O^j19hjJEl0PcTDU(3-){(GOABcNU8fBQU3@=k+GPj|3^>#
z|FICTzYE?&QaT6|pSn8!eC_L@l0}Zs%tqN+t*hs0-?M<{YF;S1NgP$#b}^DLtU(qP
z!)o1RhFVN2ZNIe$FxM>nMYAFs^F4>()G|HQ_F`h!6>%C{JZIw-ooN1@bUD`d!r0PP
zlzaz!l(LM|HLi(!o6pypQF*$B{b298U2V#9%WJtxB1;wW^LH$^Rul`rF;s*9J;Y&c
z+U(iIB40P6@ssOFFpc9p`suGL`xmYyHip*redYLh$~{=@IRvNKfWW%T3yw<wPdd0i
z`ZLAKhj}W$Kv#XC8N8Z_8j`Fz5gy2VC4S+@ENO|c)5CT?`Z`+nWE-e_NBw2eU?_c^
z9`>(~q0=O?W4anW?7TPbM=4b0#IBGBwe9=^sdc};j^C@YtK<KyWJa+Yb$ZX=Q2ySS
zyg;2L4gS(L>0&7z+N#q_&93#}{jB_$1<yFR65-eEVv%(#`IucMd)Ij@_*Q*tCe~7b
zHy^>8(RS99mL_eBreAdPLOf-=uLX9TNh|b`ai4|{QmBr?>M#E&CaAcCh@U9-%#o7*
zsLxo>d71l--eNGODbgtI3Kbc4vHXu&$BgpnI2#l^#KTm3oCFz>V2+{>tC+0%lCcEO
zC}{dx!}mhCEP%?{>nU3whMd(4d__mGNF+L43Yl4c0!leCoHZu&1^4FwB;&hAy0gjy
z>+?ZxRck~kW6mhqm?iPm_oMb^wI+-Slk5bJ%3+9q9p01TgvoOgH&F9W>64hVu;B%#
z3|vrZ5Q*3>yU`Dh8ghXOd{l2hS7iVFHNuFs+s9C!ioz$ufvfJT-6!hf0Fs02XMxpl
zwIgQPqd0y7)g^LN?5t45+#HdibZGZ?tIzs>DAGkWl+W>xx!+@vBMFm^h2M)3l?TVH
zpYS%(J9%fSIdi3?t;@H?$y@wm<oKXK3UDGu5br*gFtbn;Lu{loU+pgSdAtX|`d7Bv
z>E2FUyp4=>R_NQ8g=2NRUUFMyrSzh8guG~-FGbJ1G^aZ9zQ(taQQYnIM_HY+zBLCY
z_uUY5o<$%N<~h7X;LB9$qQyravxRCZ8*<)9pFLW+c*hH3ygG#%b=N+@cc=%-FF1K@
zAqokMFk}5Zs6-10{6m4zHoD{x0Kra$&?eKHILnPFOF-9}G-n6g1Y?sMR02-@mp-|m
zbu4y&qM6aSd<F=0Er(V-GS<E0I{-_J!6A=`j{_M%fNmwrbA4y~U-xt$9nKt#Uc+{)
z_>F}hlYdZ<AYV)qfE;*x=66XKk0%>DJ9l??zVnrRYi|Q(X#=;{Hh<eVwRw8<zS?=E
zqM!atk`RbbWL-^WURv5>SM9Uw)<EqcW?u41`DWtZ-VCJYv;X4jEvNujsVHU+;rh5_
z!2Y<B08+j$1~7Mkl`<boZ=>lg(f@*iom8OB+4i%h?%P<3Siq}yn{$GqTLwdGj>W(L
zqK-QbbI3c+bYO~wB1$~$(^k$OBj?xH%~*+NJQ_o7wx&C3&hLYFP*VKH4?n>b+fXQ4
z!gKsb$YvK#!|FvX$jU<nor5WzjnTb1m8@&~`(ow{f(im##&|zI4_9FFIh(cD9KIJi
zx4v9np82m4zB?w15H9I%phkGf5hESx0xmT6G%`10dV6Cr79XUHzZ>;2AJ&__a=7A4
zq;{0l@+1Jk3_OrJ-i8|6xf_PLFw?NaeLNdcwZ{|kpT8#l{?BB4`HB4r0fke_Np=U8
z#3;7{)YO$?Xh~H!rn!G@%Fo@C`?`^*x?t?H<4gs~Y(BNDi0Qk9Z{0HFVK24CqVd#m
z&ywb$H?QSwd6?2~GooP1jtp3RUt)8i<Kn;Ku(A8*@w^GELviuvf!&pHd0Q7qVafKE
zjcWu#5TsM5O>c>S{v%B1x9w2xe{HXJn;ed6;Gcg7{j-ZAQksf(7E#`3BO#|N^X5{c
z4w_xvVTE9SqBL^I8QD=dcthnh6R|v1?8?&_`XZn@rU3n`jGAh&Weo-W%?~@1r;we%
z4T}|?v2l5qf&8$@za^WBDqu`}4fWGZT*HPEW|q*lNx_-G%E<xd=LV1~z#uD4;i&JO
z2Y_{rh-2`CCZs3vYxu{@m0V#!59EcvV0-uoJySzw(?2@>B8NcyhDs719zU?+V;*QC
zs6+~2)xzmL)|Jj(^xibuNIdLIyYtzPAr?$Ii&hQCVO;xW3P!U-0fyvBkb2q)n0}x3
zWl9OY;MU7pK+hkhV4J*z5y<I+cS>Y%ENu>^bU`xIYvU(vvTk@LSD+P>KX86xzbAAA
z9@-BcKOJ+DFdnK3!8B&Xe~FCQ48mU;znw7!L@=hupFN0qc)v%h56kFwyJ7_X_rHu9
zT(Eeo?^b!BrA-88IW*9B){S7%ga>gaWsYJfLlRGLnSRYMr3f!yA~Mg<0Hd=p>pcMQ
zg$~2p!W-jUd$>%`08Hsa281c*m1%|_5Z^)q2al#|<_pMPM4XbZdE#MQVriGS`o4iq
zv!wJG#We^oSc-9@{fCC+KOEg=!G8b2SvG=<lBI=>@dt%q^yb*Ai0oVCYP3_=T1uqQ
zN!lL@t#kR_o)Pl;9UCQoYF^<ni{pQ3#prXuhu;)GwiAjUHZSMjzs&!~m3DKj8JzEB
z#hSEOT{K`&ooayAU_|xUuyMVFV(*+P@yi<}Qp=hMrcD7vRm^8Go0jo(Ce44z={zVl
zr@Uk<K|%HoGYa*tH^Mw(DgKzaIZ>%t!w<)FLM6x$)Ql-09?Z!GuvG4P`~gd5XC*EQ
zn<kA-*qFB=k+t43Vgzbnxe7zc%AR5bu&OrI8aea8j99xb7PT*Tnl?L+vQ<GbG$SoT
zp16cxLS%^(_bIe#f;Xs(9S31Sv@festSsKbfL$=dJ?EQL91)6L_#2{2KuRT~q=Ai>
z8-%FP2cn=9e0<?sVIvMvQ%r#<3c*N06~KQ_p){2HiX%mvTkPnzA0jzKA+F4&tC81h
ztQhXnD@&VG-lOVh)dV;9H_7*Ue}CJ0LUl!Wx)R>Qb`yVIPwSPPqsIij*R8`9XmIqm
zr$>SeY^#%#qf#TU%yi-se7b|Paig_%<q7@#PRr79WxR|PX|uC&jqO=;0tI-neY|X6
zcWBuN{I_Cp%rhpf+i52-vdGlF%Ge%|>$4+3d&E(5r?jj{hemK+E$`9Y4SKU9Nr!@0
zzE3>!bBw3nFK|M(e9w;&eMFFJh&bgp<LhlK4pqdL-Neg)GI!00Ko3LVYN*U0ToB`e
ztQC_LLqy5$vcXQUwRD27SnViH;iv$Ks}Z`AadzxDV|a;Xo_WAm#=HH!RDiQl_VA@5
z{$OVMzU^Ga4LJqfnP}c*Gk5E0#7<W7RajBmc%2T&xG@xQ{7b#oh7QFkatOguuoJ;H
zj}->?u=Ww;oqksXT%ZCUApWQgGmalFuKiKiHyF@nq951mTX(8MA)Opc62}#QK)x?m
zX|$a^<;=8S4usOuJ1{i|K%8r>j12-H(s8bOr-z?btJc~M3_6{50{$#%!~Y9Nw-?9+
z7L6`dm?-zP@5$0}Z-Z?SYFRivpK^48p8R@-%}?5<4%<|q#=J1d2vx|4XytB#M#aU*
z8~Z~(h2Z$p?tH(FC@Q0!wI3wYxRDQg8(K4-!uhCR@Ij_ixO)m0nfkRfrAV*pPKgIR
zxF_iI@GrABxrh<u+bakzOj<fDN$Wc8CL~sc`!dm}8yJf9VZ5*hw+fmE5uD>buGi2x
z{4C^fE$I7?-WTnx{;)=mr+!GC%p!w<CvDRK6BAb(sXW)~LX((t;UD`i^lZ)cxLCp@
ziAUq}XHb9N<FC+(JU<Z;3>cU1t-#HyzgDuDmtn1Eewx_>ow(V5bHfE4J6$F?9gnZ8
zSY|K-H8y~khxx3sU`q=KM>Y`leHv&N{aWJDVz``!4``nwNL-A_5<WuHQlH5_Z0mw)
zQQ3Xb88^*vPr5moXqSj_G=+p~KAT2#MH?T>2*HLaPGeR40#}TOK#o81?{#QF?}R#k
zF_kE8pHNsm<Ai30P01Etul7ZG34(VM@(W|9;0JzE!uw0-9!`OTgP`_kS)jk52;#y}
z$M@>9MF*(Z^~Wy9;MyHO6S<}mm>Ay(?*fm4X%X@Gt$_Kt#b|PO)B%dIO0eR5{I!Sr
zQsJ_4*1%%KJTOX0N!~~z?|~DA-(0tIu%!eUsiL2x^@v)qa-C+J_!(yVpC(a5OA*~3
zvy;g<Iw$WrQ22VS|A3SFWIfINrw_S{M({<7M?M12^x`jX#?HwgmNAx~OTXYawyt)H
z>_Y^3rTp)iO7Ny0uy%$a<*Xekx=;GE=`bKT&BX|$!vk=e_N%l8ApE78bTqs&_@NeD
zC3}ym7za)y{Em>STzDF{OV<(urm}diiv7)Ta#~;NqI@M#EfK{U>4JBL8_l8EQzN$N
zDqZ&oXxbo7Ig;W2*1Kc;Chl@T#EE2K?Ul-Ps<&fEl31;m51T?s3Lj(9x)}a>@3s#g
zCfo`Po>+wV_g&DWL*XpHUosZ^wl%>W<Vj<mbBNg@=TSVdglRg%JmCWdidSC5KijGt
z0<ktk=)h%>z5+q$7WM6EVv)eQ9qIO+;7Gz<pv_)N)BN`RjR}#>T>zbUBGdlf09Cy`
z9{EU8nL;@!HHK_`phSx&BorZTG8xw1gBn>2(To+%0r2n*p}j9+Xn5Ib%+=^T<pAWI
z@uKX<#2A+yj$@zkYO(f(*PpU4fI->ocX<F9<X!&`uh1{BPD@Y4%0<}Wg`mVPGl_!6
zhjK7G8m_<;-CLh!WJT39uv$opl`CMy50aOGm($S3ZfX!&4woPRwLF%_fs^@M>U%r_
zelm1ze3C3JOSqII*<341Y-|?{wss>G)if4FLBDeVn6C{%2!VSbHKG}JCFV_PB@RHW
z7mxJ>wcI;HeOx#^Dp+WlFSlBGPVZ=9=0NSimm&q^phP|Z0gBc@WDyC@(~qIRH`Hm|
zCzAS?KuE|&LuW562!E#{gq8HzgZdhM5f-bFvl<gC>_CNOOTlPrml|U5ung1l@M6{g
zv6JWCD2NT7haU#PbjKH_Ad;F}G1(dKW2GSERBTSa`YI#tJ<(Qi6mRLi(1QBnGvnyC
z|4!{tw(nh&>IUZRn&Z&@klvpSu)v8=l}2f7_4i+n-V~3w*|LD!qpR}_*ZJ2J;ACr;
z){iPHzKn{`wHsL@1?5`ZFXVd=fQu79XqsnEnl`t{0;2;jcd8)BV|Q5}rhEes&m(_X
z%H*sL$|>wdtO&7NU0)Cd0y${cOi3VHyY#^4@Rgy#(4Sp#1yARNC@Ei{t+s@;ZZo^J
z*k=;25%E&uyB~Q|_O9`3ozKQ_3D#Sg9Z;5|?awa9Z+diInMvB+ZH)qgI>2Q+1Hz8n
z3ju&4ZBW9kF;GA`H43tr@NyOiNB}%dgh>KV7-MQ;Uyj@^_@Ei`TOWo`b^gZA@Gn;*
z1Ch|a*x-*A|BqPzK6ByQ?4A%8SIIx|9exYMAhdxN-nD<ci~o3L3dHdn+~Ckkw|fu~
zMz};i(SVD5Vm3x@%*gN3-W&b<N3gHX<~*dIzS_ntEE^8dQ-og5V1QqN6ybm1fIN@Z
zoqad}0bjaV-m}drOz|G>k2M4NN4^;iia8gdTiXnb0b|uCJ~>wTm^qaK>~Bu2Z|n4k
zK!rITD;-1HR+ygyGK>jL{!y$PU2sr$KLRqY61xD9Y6H+i<Os%N55eOE!D9#EaRC|<
zsEAlj1aXQ8Wch1bVNJ?<$bf6}hi?Bz^gKk&vk9Hgv1My_PTC=;II1Zk&45q0xqy}F
zIRpO9y$&FB>I^hQwjB=lwTlkO0&~)h9Z_!uwI6-0jyTja{R>?-vS*F=7+GHkFKV=n
z!0Jd6#LjGNg_tnCsx1<lrhy<9?XhQ$nzy+FZBTE0(zg2Ot{l2{=}AA<hG3&MgpCrr
zXGL7RwZebFKGQuPyN#wm^p-`-79ky$iD`cq3OIAPR}B@-DJgU2Y4s4S4`C6*e<&wT
zTxv>GO3*$c-meAwN04cP8g63B*>$g5@GUQlFpIzr{6p58;}dO%B-;R%p-i&w_G$C9
z<<{<@I%8w%i#mzbE<Gc09IpW*ZDpeGeG(P~mx{_xy-tBs&*~y(IN#<IBIWshgmN!`
zE~zNqf8o{cQU1mKVj<0tTUB7{egu$NX1vhyF{1F{x%Zr}$6pe`U6uXi`%}W22TU5W
z*asT3u10w7WjWB9KgU&K`c!tm?SIlS37xF1z<J-f^*eQHTls7g<*JNyZS@JbS?CQA
zZtL@&n_9H&jofUP;Ti&#fPZcmeu1j>9`>R_W9q#l$Ys5O*vqsEJas-gVSJ~LcI&b9
zW(RwMV9eOg!G<x+2Q)RqOb-T1Td}^<CdRM=hpJDpjCF<E&3EJS;b8_T-70_~@Jdij
zGN9`<+~bR;BdesfX%H3c_BD1el1m>_`w1fA+-1)=zcjZJMI?wn(iB^7yvzDwU)7iH
zTb1zh=vG?f`v#Z_){H*8w0gq^dL!{ZHHZ1nJ9=Frru|Y7CVzb5kjMo;G{zQ?e;@-@
zKGae2orlQa``$V&1FPkZpzfUbq8IFsy2`lAf8UAJO;=7vGeH3SK3_aR;-~(DHDE6c
zbWo4DT|alvf}hWG)L9^VP4`HukDl}EM=eo6{g0$IiM(}JLs60SxahzKrNx4WNWp`M
zO+a;{+YDk-2qA}3iX)lO5GI_-U_etR{wey_Wl46}1La5P6Ns{#`+G09QL=cDR7@}@
zi9$&R5sOBei;GDivJFwI85bkqz<=J1qQd0aLX!VgT9(Xdus!3wNKFzmV9sDO=p(Oj
z>yWL24)7Cy7Rbo8dO2hOxfs^>-P^^L^`7Tcr@#q}o&fzx%MVSy7ydiA3vnq_jorJg
zy9rh%^CZvp@qB|d3pdR7;4I;%ho4k)thYwG(D$ZqLvMc3@<IpXYgnmh9FEAncM(Ea
zu+c1{uR}HnNE|1(=UlEQt3LX=hxXb`+rzcdIfE3OGbIzVqS&f!yKPJyt3;aI-}TM%
z{rYS$+UX%fmMB8GQA)_yx^>scq8TLtd(ZmZGrQtDLZ7VyF7NbgJgdoh*mNOz@8#IN
z#7H~44Rg!zs(5@`gx9`1tBp*+&c}g2hG1*ufGB<Nf#u0QlIpu>uQPfp;SZMgBgS^!
zQ?l_YhsYb;4VimKN1q4W4TXD07o?dvrJeH+4n0sbFm9d1x0=XLr9aBP;gt72HM*d%
z?RgZ)W0iknY(FU=U%!?~Lts3FrT=_}BcrWGV<=NY(;LoJ$3jywUC+S!`6N;`pMd*{
zvIWqYhk(~3Asxfx@_a4BuOpBox=mxToU4giLCT9B&;;s85pQvIlm4+K{ELFmd_4o!
ziYXuN;j*0v<pIg()@|2(;v3+!4^jehTLT3SQbB4z2L>9hINjg<Vv+3QbmY6G=_4Vq
z#jV)8Hx5Q6p@#q4OdLNZ&c14&V?f~RiWO!)aL|?gJMu~mhNs=_KD9gSfDXRtj&93i
zD!AQYs=$Af4k^0L8(mmsArG#5hs;@LWc~Z|C3`kzc9lTP<$db!<22crZ6pb3JIWp-
z7{5|@lO+&xQj4yo;9vkeXvbSvBaIs8H>1O2r6qFAA66FH&_r&;AQA+WC>Dg?*z0vx
zVVFJi_-s;evv`9b-0bR_1p(sP_dI;eWjO>G(A%!%Z8keh--Wo$u8Dy^c;e*0PFG%&
z_#rg+WMMZ7K3AsYkhf(o91oLy9(R26z=xkH59;!_<iPY{|A38rrT-G>5L1KsZRQNq
zoJvTjZR=NVyj=;BN$G0;W6%@<1^mx-w$=JUF*OW6DpB@0uV${W2|}hVKic#1F&k(<
z`w@eIpBJO~cd*H_eQZnYm{Cm{{)Eq`L9@X7?w{Um8rP-0cpyT%p#vy(UrqT<P~rYh
zvyu#IQpEzwu?#etYb_EQ$uDaNxMo~3B_i>O6*Me^9(MumXM+$3)S6Fq!iR%saC^wl
z--<}7&7l+zLBZVE&0nb{PC-JwE2O%&z%&^P*S0(ft0fz=-?da}tQodzFK(Rf!#c~P
z3(5fe2XmxAs=b$(5M&?Jo&rC38O@I*?OBdeo%KeM1}U5gg#v<MAQ{7lSP(%eD6}#P
zs?D9krkO%a@+JEzH!Uo-@EZstiUYEEpRUgmqX?D^uubQkud4fRnYOjaodN*+q~cW?
zvV&G#9~i@xpjL1wRd=R~*32!f%~RJBF8*WMJ@>}`ZNUD4^(z-M5Yauuk|=1x-xq+4
zDDBHVkxYJ@+k#(U&Q^elIGj!q1d);dJbAB5a0@pD-tqgpLu?oheX(ZC7rY@smB?Nq
z!e!N$n57r%j%_Eu?_)7$re}Jik4flrqj5v|9*MDA?Vf*lo{Qeskj#+liU^bc;Lnv~
z5lKs}K^2eFbB~4Rm4E;3bs>0bDIT}w68k=ww9k%D+GR)jQXyFzDRsM;wA+LoHt|&2
z6veXC@y_7$sBGQ6U8e=ooMx!_bT{yx!I;5rLT8iQNwPs1JuWtKwuz7R=Q^&bOiopf
z(^%Efo!gk96Jw*&MuYbtNn_^XBB|$D*Rjpb<l&#CiD*-kCFGv_%*AQ?g3@Nn&kc>u
z6a`ysl-<{6Q-+rSl{cQXWQhHTfBq(-e-r&pWE-M`A>*C%xeoF)6fzF-Qj{+C@)v&6
zPiQad+Gz5Q$uSpc9u=oR5;C->mE-7oVGEpnuo#wt2(M<QC?a%6DZ9IxN7B$wq+4Vp
znMgP6=3!a7^o@ywndxbqdDgGvGE1ybBBpZA=pt&8j0rMhG;9holW5*dj)y+pPGWy!
z<D7B38jmm=U}Yv>9b@&6BI!J>aGn?sQGI7}$nAKq4QkSZ#GHLx+dgE~nEUQ>-x%$8
z;}U1<OiH;r9koG8YLL^NB4_PPcjKVa-F8)vw`16wURZyCOF*@z@{@x^koux(5aCoa
zB`64=4Uvs|`!T?3l0}A=Npq#Xqj+vddu?Hp+P8>YHoYal<?p5>!^L~2ae)8#0C#H4
zjj?}A`?d6DG8n$Lz-#H&VhXsBYTD#wE?ip>wsdnf`|odXFk~J#oee!w#mPku2xQg3
z#c4ikM>>no<Il#dct}*>zow-4?^b64{z>gRAN3^k{0P~+2MCxR$B@?n?UB@zQSCge
zK92=jS0yRf4#_?w8@iLLu}yW5nC<%&9F~W-kM@gE?HR1y+oDao<tcL)2jzIK+?GB)
z;Wh&r%tdQs8r-)|i~nH`t22>pN~&|(zbFR@V%Zo}mAP3QFL}KEe!PRVJEm}z;Sy3^
zT<P+l6wkHI!iPwvzNYx6_=NVnZq&EHyzg;PP7Bk#nT_~f>9@0h)j2H?c&=QTK!j}@
zDzEc{0+4$84KH16>F!t?dismyH7PK7b5|UxwFPnR$J-ges@kd--#1rwRW5(3s+rdC
z-UGv1<pkxDwkN~POrP)K$-k!kl?6It@{DW`vAvwA5*TEF?qdB`grsNc{ImH}v&ALZ
zx)bds50Ur9>gkJ1$}B|ttz^1u`x7(!{>ytAk|pI!_}%dQNV?09J)Zg@YgsSu7~J>}
z1->oGKbyS3`Kw<2BWu<B>%MAYE*IUJZ3f}Z^xg2;Il~*`b0g%V?PV)itq-4vcYtx7
z@BI-~@HN$o`qhJk&+TpNUhOYtj7Jfo*$F>@{6jqcYcJ$$@43r+)hir%<Z%se^5++*
zz&l*`H9erW%8I~CbI!K%g#Cv8nd}o{tG{bI?fK{P;f59W8$ZMFhQY_2$=m(h?OLK2
zBuUH`2;mD3;m8&sES~Tyh%>fJZh1?9=JWFLCd#W53`(Pqe`B*JLZ9m2so`XdA?E$f
zCHkjUxqToPY!B*ruTFoo0b|r)-{U`Bb*}fJEvoY=%E#d==k1r$QNSl(*>0cTcjSsN
z_o+W2Q|Sc{1-x9iN*d&BdPBaO?Sk8AmxOjVGDZT;J)bR07s843jZVE!cg#I?vASYX
zo^Q$k!4og7ffZQ3AhLn-+=?pG>dATYE=$PhBy31;sz6j;R*bx;q6~dTN5xe8eZ8!q
z{4gw|{A?BN|BoWM!RNbJQ6&4TFS{(F<NzOg1vu0=v!5#vaQIyItL48rxIh+iPQvVt
zA9;6<vHo*z-B1gfS(+WP&~<px1Cv&NSWvTlxy{Os5G~24`XhE=giS4I2U2mDEX)ng
zh>5ez6jA3`LwpT@w<o{3IbNjm@zOm|W)UxkV>=DSn^AE%T%I0z+d=ShgsHY|2ri>7
zUOqt_lfowXBmEfqpNh`4dlpY`U@|*&ZSs1~?dZfh|2ya?bxeIzue&kH{++zyTYaxt
znIzB?_K)09I<4Ol-%!Zy@Pq$XfZ^>%v3?!%c3AXWS@K+>NW`y3m|(9Oi0IWZIj~<2
zdn(r96ar6F5nSc!40W*xo_UDpOkcH)lRb>Q^tZ3>bm?H@y$)AV6tnN{2Z0N|PV|er
z5F~VKXebaIqo*F~>IYUgn5ZM@2gP#%9PO!v0z;5mN}DwVZtRS$ML{g&(RshiQ9Uaz
zyxCk3reVUCax0iipw+aW`mwn`N~Wilh}_-7?uk@`9}Qnw5Nk5Nv_s>k=VSG6o=gOP
zTnllKA7JI_GK%SxyHy_{rrY+-C?Vc-;m-~pH|VwUFddBOJpOd?_i6tfOcM8?{Ym;*
zgK+@gDm}Vntl+f)C$yl98J-TBB=N+&Plwt>3Ww6X#pLa)qPt9Nij%lpvzv%r;W6lC
zTn;u}U#3H=1YvR}MDu~jC*b}J`s|}FdC=!D;z1FBVC;}1Pj;N1b$5b^ko#4e9U{39
z@-VUVm*`O8#$t~x_xqd_y&oR9T+6zP`o^cKkApx8NUZ)SCvNbD9ud>+5`tfmwuu$`
zS0=_F{Klo7&b*|4h@|n5!wdC6Yj%Rr&A+k8S+&u>g4BV#lu1~Dm1q?!J|x{jjc9&F
z$|mJRt@OQHlZ`n`5RCr2lnGc<flPTN%(;7j*9-KTJY=2%dqdu~HZ6?CJhK)%9b|Tj
zOvRQPZ7%l8wI1-=r_M=8Q6)0^%$oCDj)CbHo$o}mO30q*kA#uPl~*UHw*rnOI9cpj
zFS9D<>!pZ45oV(Y-^Xq>Dos2vg?9d3VZ#iD6l%-9TPC=q_A^F{KB;8LYGX8rVdnlP
z<P*Dv&Lk3<<={5=oYh`u9GmF-agh<reXjI~sgDYXZ^`7D>}wB^!5aZhnAZw<=BCrH
zj;g$sGyE!UA(T<@h8p+)<RLzJ7KzV}y?P`mv>VZ))U1hl+_T$wK2D)>li2~2)8Ys2
z3mDz)W>eL1*XXEc%c{IeAK#>skGdlv#5R`xEO)$1reh|FF3No~HQ|@#qvYuSro1)8
zkPmM~7t}Nmxd25svHK(O1+M(I7oC&4ZQ4j}GMr;cnAF&!JMyappTdg`_1a~TTY%~<
zqREFucO<~E8@_;&X#V*vC=^YmWE8-zkjaC~uUOC+j=J53)&mn(C@t#)rc6lgxH4$R
z_`(`isI2O8xa1@TmJ5(~TUUSe4GgD8hyIg8u*u?|Dyw?jL^R;doG#e=6$~wa{xSdy
z2?4nbVOEmO49U@b(+^m|Vux=Xm5h>tS&V1~Z2<W}TfkHKz)9R*#TTq+^{KwOi@?VW
zX{urbiOGpALk1^IV95p7tw;|pm4{3-Aykd~^Z&5*&f%3j!TV^OY;4<hvaxO3wrzW3
z+u7K*ZF6JW+`VV_^Znu8=l*fdJ5$wNRZ~yT!F1Q#0ih~Wna(e7Oj@({>KC1F8@^0@
z!01(5fHh_g+gqUWVrUM%ZdH3R;%^L0zK4N#T40{8X20ti$jhMVznwNhTBMzSZlVtX
zuf`Uc*h81`MEum{PhB_mndKg&imE=-7-j{T>q6wy+J+vmpn7etoY4*RMlk1$BsMOZ
z$M=i=QL0gM$=P6o{%bBq%!#BDF4Q<)FQz<h++eUp%g-8w&CTS?ReXj~-e3ZYPwLaB
z<&&<@*ucBl5NSeDClFUr67G{D^@1%fn*$XLH0)ixj4l<Hxd6_){HemwLnK)W(bqv7
z)!g_4R8eD<lj<k#v4|!&^d7Uj&$o0*us(-iX0!-Q7@sN`-O@C^A>Ab9HjPERKHZP#
z{AHxPAgmw$dVvI#PB{eVfqjI5@Z$FhdtB{Yl|7O5)mr^oV&==&`P^p^Nkl#m#`d>&
zRqwWUbsB!$ZMwWY+O&Jix3i6#Z`>OEzjl@pk`LS4B8FgTdpLhxXUj7T`~IA54FBO(
zQzf)lZP#_mY9n5xAh3cn8hN24&<?%!uRd6De?-N4jQ|cZr=L`&!$Y$#z&Y_j*2F-B
zgOdD(9I_a#VbdgjG{9vC^|edaf7%!f>nB0Tjc&jo{)%;dzfha|bNqK5Yiz*UD=1Eb
zzAC5-okBk#vj{lm|Eo$^z_DEUlRPC23D-eSt_CcMhi`wl+`wliM_>}mgZDdhK{2u0
ztUZVsUCV=o3Rvq0ep6+jFd36Y!<_)c99!4LHWN^&w^m=$+B@m@A;#38IGXM~(^j;{
znF<aB#*d;(d7>|%3`ySvFkp@>RN4-FXi^^&pfapP4pQ=bLUU6Y*{zh^%2=7E$97?4
zeRf{M^ZY|0lsHmO{ZC2^c;Cciou5UCFfgqb%K4|2hakDakt$9#1LEVMCCg@#7W;{Z
zLWMB#A<F7;a&H@Tzi1Q)?x}{hd53X2j!tG#43sAz>&6w&>@sw`0ENQciec>R+Q*_V
zX>vH&UUxZ4zq5OF2b9m{5gPef-Ti<0>iJ{|Gvp4mC<r%##tjb*hw~pl5YVFBDJB_>
z#=#mYFMM#|9}P;W%fQp}P2y#En|#yIMJ6(B07B*iZKVa4;**Ne3K$WcH&}}zuF-Zt
z!m%?jZs?b8?Xk17YrTN{VTWb)twCf9JWWSp8%4fO*qruN*Uk@1r@!QL0~4<kJ2&vh
zZ}z|{AVteB%Y-=@k7ZejUL^{iXK!jnhvU9r$XSxj#xT~~gCa3Esmf{xE+M8s%}_0P
zhpshI^y8=_&xv45{zCj|2d;jci>qq^t}{<POd(@%u|trmyWBuSNyqY7-qcNm{$^Bq
zoY%l<TufU0s2V>s!onbn7lrMX{f*TJa`Dey6OMRk1qWU@Ze!D8o&s=VNW!#0osqzt
zl}y4yVHLRgy)eX-Pag3R_1$VRH2!&b@q-Bxu<nB)wWx1E-B*UdeG?jVgc6=b!!M&b
z(h>e(qxUM1<7O$r=)rX)<}grhtkzKT2z~|o%7cCHlCitu0`W^}8^EZL#{zvT1kK@J
z`7{}+i&>$pOvPwHow8w!;Yl=0IvEWd6B$WO11<3`p+dN@J<znB5AsQv-<`xt(EAZr
z=8O@))DClLpZVrv$ofTdIuUPUA+%^O)7mvO5aQB5$jb)&(xQV?#H}3bejV)_=u){f
z&FLQ*2e^i$FleDZy0>#kScB3*+-LcCbivk!kN!FwFb~2J6s`%^GhM9@_`~cD?;shX
z1GGv))XUN*Xdis;82{_&V0ZOLv&0$$T-{}Um|hoKUwtsPmp&W8X!>=umeJ|Wy<=Tg
zvKH>6`y0pFmoOdtd#4ZX<w`C(<d-fzyxXd5c+hWZ3}HsI*kE|bKPABEPSzrEp#G)-
zfo&vSu&<Rqu%F~{=#U>Jz^OJ;V>#%cu<Ob3orLX}>8r&>!GNxywau$Iii_JJ7}Xc`
zby}-i?YH}mc$}Aj%hAAUfd~Im<qO06z^+uE8Sb|Zc3osV7F$^fdunKBArvj|*t^4M
zpPOo3>0i`8GBW6Cfd>V&hlm+|%Hpnuk}+VEFC=}a*{3~B&YcyEWlxO?ogL}lZBXuK
z>_7=SX=~3>9ewz)I>OEN$&|3{k5q!{VawIu@6`xU{BTpTkB=5yo<Mt~J=7oZUt~Dw
zMb_^L;8)dM#xvROFbu)vtdtv3zAf7mw>kM<`eXL3j5QQRo;FW4G+475h?jLa7ztbU
zIi!1+1UG16QQHC}f)40FDyZx3P#6!(a3b7`oM6}G4}TVd2$9U&+}I%~>D}+fx4EYI
za5Hj(e49haLr_ft1&vaTZ|{z&)fO$REkQvhny^5MoWUi5cOZlO2=1)tq;cF-+==wr
zpLU;|yfU^NWetHfYpIMVL_2x&H?Z}-j3=FuE=Du%D3M3mH{=c5?>E$58Qdqy#b98U
zk3mE+vVGDXz{RTt+%HsL1x`#?Pp7%w>GVH(I)1MOni&uFYc@LubWX&sv^7oNX`;DF
z8rhvr5*3Rx0jlq!{S_wV{l4)pe4$MqN%AgSS+!^X63VfDS2#M$d9QZoK)d$KZV9ip
zB(M&CrO1c*uS&l@;pYEZfkqq3)zz)v)uBm?aHH0mH8_m&`82!9;@Xtw&;QYlwCvx*
z?cGs}*Xs-3>yMWA(7&i#Re66#M4&w-t~MPJ$0}(%MH1#<9LC8N1y2nr{(98&=|sFp
z9c~P%vHK-ZKUGqdB3Z1dtY2mnJdq!_28uNkE~ZgJf>J0p_gO~~w2`~wtw1EWW_PPU
z1NzfiX4Q-g!C1)|usUf+d=<D@32u}KD7^!J@IfR!Coy0mN{xd7sFujs8WhtHyQyYm
zQ1C@v?TIxI{=`XTn4Pj{e;Z8ZPcT3Bb4PUyk7E?wm)161)gHu(3n;e}D7PCZw<D<c
z6~yxh++{V2#<r~Vxt*4h`(k28R_fArQ}J~vnd^7D@=i<1|5OVOi-}=bsjOQ~#e1b>
zaNp@H+bksqWu>w0wEmY0(Ce&}OctQ(u#{YsmCgjHTow~c0lofHiQ8#89hQ>)58Q5a
zMbCoAHFF2HTYlqty<*MGO6~JrrZ4JGnwB%L(*n7H<Nk46N;V4Ub@~4V3V?9Gl<a?i
z){i9NO7sN;y6r7cY#&IlI^z&Hn-{la20u2@96?+?kQY}M;@QCkZ*6cs)Bqp|0tld2
z9B308!;7N(@n;nEH5kqLbBlWF9A^A@#C;8cbG|%c-v@-aF77mB%n?q0GSF5u63ou`
z)V2L>@G(Hl{c(qT1rvRBIqKZRK-<xX9~bKW>=64L3hwcIz`22ezP}!KVxg}Q|JSas
zp<(Wm2klH__}|70|5?(Q{cFkT5MX<&F|Q2ZJYd#~2mNk+kn<cS`VC-s2?PBJU<J_N
z8qmd&-zXsu5Y`7$^jFoWaep3f_JQBf0RQG)-A9VB9I*>`FN}3E*W}_roft+iTe>m?
zX~?mr9Bo1BqF16ER(ze<Rq2xj;9&0Rlm2hx?U@^))`!mjIX$?T_RHzG;`bQ_xNP|o
z!uI`7Dg)PtXU7|j;k50ay^9&YT)Phheb1GH`Vv4&TK?P)|I1n1v9>|)Mc5uHO$4n{
z&I%#ihhpY4q4+c5=rbY3GhywO;LcibS2IMQ@040{U3`_`WeI|J+7spTLb#|gZ&ddq
z5u4>dAhP6!J|wRGtH+YKPy~Rd_&-<|`v;u=L5Aq2B4N1&oDqYs1esRcUm*MsaQ*}I
zjaU#*A!|hMGhw$mFH``?{Ria#fM8vkK*_%aCAcb&Edt<u)%>6L!T+H4KgjwI!p*s%
zi*NpgEXfUU>-UYj`fQEds~*f^Eq1O6oTCApqXnF!9^Atg=5_=f@C6PuMC}$7EHRAS
zr?!Atq7iFAV;P}9D_)nvDngM;vL=O1jM9ljNM8>IkPMOjlk6i+BH56^)khpbwIqgd
z3^{>mOA5mpeFqUCOa%f+P6z)<4h=bjs*8!v>u~!4rXAOQ0NsU=1pp)~|4GdMbH?<~
z*$~D*(?&3zNU^qLaE_t>Y^M+Wv&8eCrPTlWi32PthWxV>REHhd<;KPrCw2=2(Zy-t
z^@Kh9Q9zW-i`j*K3<CJ*2!83)5ept|(CL%g>eK5C>;`;@T!2B;hr>t{f;fUWFCs^X
zWsCg<8C)^zYWzF^Ta^<IoLQW+<3459pq-vL+kNuEqEENSJIK|#Xc4R|Lzvu$uSlmR
zl*(GGP=J6voS&e6lMA7|PedLfRg<nNeh0-Y%>7HK-leLv?y9o|Cd49l<-{mExZ`1U
zlJHxHX?Ce_NYvB%+`PojX8=TZ{mJO<ucl#%eb080i#Q80y>#uU5quN;4NJ=2NH#Lb
z{1euZEY}FdDB?7Y_t!>6f2H~bylNCTa<jsc3!9#>Rt#yBDzlivA!>ZkBdbpeG@61%
zqhTuz`e|UyZsL_nvzYy%2|e?##b`9$klr~f)7hinXTwqSTlx}JyI#M+pI7)$_5PF$
zP2ea0UaVDv4gAeqnc@*~+jL;_^>JzFNC5)${z^TO83xqhK#Dx=9%$^qf}hFo(T3JR
z<iQ$`Uru=<#JIa22YmS>22kO3%?AH*GFgB?ltOFXH|@pO`7x*py!L>9lvL|2UJP`;
zs<+grc7LQ?d!eZh^fZgW@~p$l=VI6Xe3nFgv{>WWQ3AElo%$7B{XT%s>n(xTF+iU7
z$L7Zh{{fOiwC`>xJ8<)SZxXr5{eC;5-Yz%y5d(~mq7FG{&O?A^7i9<<!(gNkR)QYE
zcYPv7%^~Ch1e)#uvpS0GPhGN7T+3XZDm#CgAhJW<lC)ik_i-wONg_R*Bfce@Zp}{|
zIp)u4N>9>rGR#Cj{>fmXGu@;1pQ?j9r(VFRr+T0?sTAPV*zfym(hkLkst-DI6$P_p
z-C)Adx@_1iAoUJJ+Hjr}*Wj3io-Q-S<HcC_I*7ujgKi9ch|@4$_^_6xa2H-~?ydAj
zWkj`X-9X~3H^AtV2`51uLIij|z_Av3-)WOcX5AaFru0QmQKF6>gdbFj5V#j+&aW<?
zrHN*+d}$hdVl4=AX;Uc>9!h${`e<rz+m57fNuDCi>bG83t(3vO-yTh-?TVcX&ItjY
zvMhNS#>MskiMz~Zp-(0mt-yE+J(0aCUVC}cn{~&Z80ZJ#l+>i1OuP9W*z=w)wj4PN
zKZMkLNd?BPS)s3A;D++AY4g4Lkj`#tWCG9n!5Sc(_5gvp$UmXy1Ao^$p}HhHydPiX
zZPx*Mvd#-;eGhYfYqH*nq7QOm=<n6|3b;<W0Qvc%{mjsE4x|03IVuXE8Oh!w**#(i
zUQ#}gvx*;%5Q<g4<9)ctO7LRa4o9jG2QnqgqVR8x=$X>vV_;?I!x)F7WT6Vec}#h`
zZ!hqi-U-Gzqdo3Ohh4_xrs)|HB06~Oj9D_1aEtfyQwlLp9~fG-yU9bRX~S<O!YDRl
z#k(v*LZ)Eokj{TD#-5m_TxPQ)B%Pl!p5bLpVL??<o^u*2ZR0%)10qVYJ7#R3lNFpS
z$l9lmvip&mMSi|`Um9N$FRSRS)Ga*O9(+n@3!w$SZfecRQ0ZFGDMDwyc%SV4e15##
z^lZX1##}tD;Eha|tb;4%q-=M7QG(76P8(_B&=yt5(d>C=6CRvCscgqyUKk;#?V#LB
zM`jMK5tdD5CZE`t#=?Nmn#K}L8+t5c<NoZ#4yU$YM6M_&Nt)K4{YHif$&}Wby<Qx(
zaP{cKUX3C#o&l0dWFEDiWKytB)p&IslX4o(w3I6XgR`OnO1B7F(Ud+uu0~}<o*rGu
zL1)%M`7r6YND8n4^UQNFiB%KFZHjbGoJ;-|E<_49Lu9L_<c1!IBKut!MpL?i%7W7b
zqd`1c6i?YvuC+N<x&ub#KDmwRx-hjxY_hr$D(D)d5sG@f#1tvL>FPVZq-&&>-t9`t
ziqi*eP%$7a3~Q-nr)I#N!HUN5rfaNW8_t$6C$y=e`BHL8z;>*{4hqQQM<IAIM&>v(
zLSIT2^g}@~Ol5R!uIPabX8_YtU-Wd*0!KD^qKKqv=3VQ>Qra^snjx6eWOU|SC54o7
znzjH>gza736+^Tjs&*H&AQT;av_TEo(v!rDQD=oNYvoZ>#6MXva2$pjpkgcrnbnb$
zV3;t{L=`0IX`=fm-F9*^yfsFyb?Q#Ae&rNsXDFi=C<>ti+ky1R01{!_T}-wNZZ}WW
z5UsmZj~BgYTYZpt4f0Zjx{ca;B1hLiflb#sLk!gc1Mp&!mMUtn&@xLbQ6ar_f8PL=
zZRbwMu#j9fq+69*rq=3<9vIy@MjIsL>Zu7vZF4~@6mwiS5X(A#WP*e_JhP!|f-YFn
zj<~&IhD5o%q6tQS0!RV$G$6YGEgv+@6U?2sY9`E`LP&Q1U>U~bJDVVD6<)N0bVPfb
zRtW33DZTmMY-H55D-G$4IqmGlYnmf*%!8XDp>hI3%g+Q153~$X1xtDpPHE1{$@LC&
zK|oj9ASowJO)zq^lkIkq)kZ)fSx4O_h*_n_hy{=@OaYf+ae=3$Br6D0zx`hxID-GL
zJRI3-#W-Bh2IY4G5-;UusR<_6)R~IW?p!iPuRWPD-*hWl(gesykgcbc>n0$ebx}Y-
zmT75#QDB!N8Zob<f=(ps#Aygww6-3G@h`ripy*TPT*y)tZF8iyY(Q=)S^wr1m0SCU
z7%<?bL)YwxPBhR35pB~%5sm2SqvOfjr~YS{w5q3Q{2ennqPrp(>7ojUI$G#~ikDs4
z(vQQK=L4}fCg_1kvO;c<;xVNJ6HpD5$AEFfX?Wd3@$aT{GnYWWOJ?Zm3uy<ve+2T5
zPwtUKKCr$lQOhuk!t#k7tScHwdS9{WP3_wqZ2doMgn$WO_KavsQmMt;SXOFQ<J<|i
zjUStEsm<Q*pryX^+XkAAQY;1=iNMGK)Mur(rH##ik|lX<sP{GIfK~2l{jX(<NdW7a
zh9HFo%X7I7i7nx_fM!zyP;57Q(zLn%jmb*`?NDhTMa6y8)#5Xla^F2`CE}`gI2HTT
zI5S;+uYHU3e(0-tqL1orDJ1^-k~e|RWpNK+5p!|NMJ`(Odd(qvO#l~m7|2$3jt})H
zEu%Q6r61gs0dUWUoE1#{H!2bdFEDc0d_5``M;_M+nMJ3J%1C0$$#kVlra~RJGuBPq
zG!bCWc3r7~Id7$`d&z)s?!2O@dss}J$iiVuG})_|rf60T6sK^>QLYjBAd|bA0D7lR
z*3bfmT=(mGc<<WDn7eU2tCr_T*A@KwnT~i3^DDdy1z6MSCM;3?t`?7BF6$SK@G>Km
z3A4KKhq8=GV;4@j=@>jz4R1EwI-a1(J8K!+wp;7{6NROECf@J~7n{%7A~(%jp_yW^
zw{pCgoyn=$6Eo!-Uzx@vub}Nk!jdg6-O1NA%z8p9xbssaW@(j`cj`+IiuS#Z%p{N*
z8t0}$pg2bI%>zn{r=4h>tt-&3I%sbQQwW=l)`w}c`mQ*3f18$v(bYN7SCAfpet)*w
zV@R$g9!)y&i1Jc%6;PL0ZbNfs#NxykSMc&%WfArF|3jDbbV-!i&y{VTrZ+?$?@Y}G
zpgh8Xu@2C=5r&H${8AtZ>|X`40ZhTgkDgz&JQ~CC*+Z)51$W?DJ7`d-=Ye*%z2mOT
zE}v*@>3)HQF+YXM)W0qtA746G;AQ*5TXnNh08g5@&R_H8wY!dxf72iz59RpW*n%nP
zKX4$4&F4W+cI)adwbzI&xZ65_k}B@q1%+p~o_3aJ!a;x7R*nU#J!G7Ps3ST%r%O;i
zN{9R)ffr-Y?I2swj<A(@zu7%~!*x=aIHL+uX2lg(z(0xNJ2q%^+v0@bIv#trgyBC$
zRBGTkmFP>M-T?vGOx}CoKF@DzOahB*R-985Z)rjGTkEHCj|<3#=YFl@LyBKCgd}K-
zhZ;Mm3!V)Iqdcl^8HnS4?dm2bOgn(*t1H4|IBzpvU7#Hu-aA1@hs4iTH|6H^v0^$|
z;`fHsi(O5CB-=R{16)~GisnWEWELN%>h0RZX}M(NBZkjq{}?-bj#5qYmmoDxBK-$4
zr)q?*q^Ha?B!N)lTp&$?-s;@hBjU|LxQ|)c$zmOMy2}WLU?mA3I4IhmE)f1p4$!lt
z$M++s^NYKbkqbL-Cs#GwDD0a$wLyConk4z68BMlJa02e-iP4?i1I?$+eZ%@sH-}Cy
zpH>aKlZ$^(_bm+GUSDhc@^LG6hd%l#*(aeti4ypHbp97vCfu6v;J<1~zoAl~6AWzL
z`Te%vn2)>PH1Ob4`6V!2@Zde>SS|b)3Jg+|+A(*L=3rrEn4Fn(UV<D7vq0z&r^9DW
zf~hb-d=At`#kTsKM#XIxgbv_RbWULnNY)H|`0y?~M=#=>MiEB34Pj<bT%#mn$zd5o
zw)G90PZ{HtQ+!}o*IjrP=LUep$?;~xTy)GA?rbDRJy`LrR5ed}FIJ2law7LQeIW{m
z8R0js>h-V>4dw!pGB8<J6I`6z$QkymP=%7rSNb6j)aE)S6sWN8j+B|MU3V`v%91fj
zaQgf)!@N9rUdF?FXG-_hlfy1(v2&*_+GYy()+53$9GLl5?*yFV6d6XRrUh}FEF9~^
z&s-Ciwh5Q_IA*tqTr|1y!W>udMK7G4nu)wSzi(ePt{Y5&f3b&_pMJhw82)$`f4Arm
z^UH*-Pkm8<WL~f&g0sCp$u<4aRG_^P%*`9aow-F5nlZv3`<8e1Zh5S2#Vh~JMg79_
zu?yqc=aY8kRdJldKUX0wbq<DH?8_G^bntlLSiDj^WOxZ=u4L4v2!5tYW@gw?71V@7
z?}(|C=r+g+t^A#*dCUlE2_BitvskuRz(8V9L)Q#9&@AK3EWTQ$G!V={0vnns*d<no
zJ6I-#m3={zhtb8SVR>E!M_HTwBycY^r+TWxAWH0fJYe;gPGUG3Gsu(QkFQjS^IxMn
z3uy#hQ)J?M#`K)<gW%XYWz%HBe@~#5rChK_06`S8q@jj}x1&Po05k>?!6Q0KVED(0
zM2yKHBRbGv<UA4|O*W2V0MSg}pbj%w7|&d~bQqy7Qt>8pL(1FH6xkVJmL>hVeQ#NN
zF`ZpEz?mVXnygn!D|D+wZRs>wR#;s7A*Bq}yd~zSp@o&pabn>uV;V?cWci$D8f+jD
z9JaG0k_W(Mp8_(rGZkX`t$;Z_7Kku@@q(338SfNXPGGqEIAU9tbeO<kuv3@x0xs>M
zPQx!hd1uMaG|vp_*a3y+=HtYJIViDKl=Cj>uz^t>C)Cp9(<!o1Ly5>49VJx!V<kdH
zCNwVRaYW38e5N$i!0>hxC|I%rCO{zH5CAa|F&+l~?@I?9cA7wK0TPnGC&+o6xWzNW
zns(XBU`C&^sI(q7OBz|tqWEa^G_@u|1<C9L5(de9j#MOK;4zfWN1Z~M9VbNwy;!uc
zw3jMk=+jn$?<$2FCY}>d-+2j-Qs#pUS!pxHix0IV%p5sz8ZVRe=g6u=v-EwM#Z`ga
z+|bHqp<SE{M%lRx|M?Cp-3)%2gc(@gs@>@*f3qD6I80~BR2~aL7(bUHuAKv1Oxz?B
zmIn{F3nB?lzV(a+EbQ?D7lSEOrM^cEAw>vt21qF-kEWkc)r)WsP8wlJ*gLXsswbA^
ziiXbqdp?nB6!D3HmA*0=8**rYuPlau1ZwFsn`#WPBIbtr?H=<L4emsIX+8w5Y82uj
z>(piC3`((;ZSEwnR5CRiCyelBd_8MSY#-Y-M@ionp1OPsW><!-WD0}BdCnvT7>Mv@
zG9A$NnI2~iZMpZfiz#4~<k3h^I!WqZe2SKEPVU`?m8w<Kov(6$uqbC$q$WY}=xFjm
zDl2<et9^}YVrFi*<N$JLWu>g@4G6G&xuYQ)YowI@YQhQCtW@nJ*bz1iMps*@-w`uY
zOZHHXsjagCc8Bp=?k{Yom_os}|8zF}o2^nEP3Y_M31*ANE3uOaz%YKi(9vW97gtXm
z=<IC3-I?nt)zypzq{d1I0D!Z~!B9=3ZK{VCtRFO!=7tvft~IpchF1D)f5Ae(xrTPs
z&_;ihN<FoRv9Xp*J=K^|2Ww-WJ9co6y%^x^2H@<pbKT8MK{Atm!RXekMf6~T*@I;>
zn+{~L0z8L?MnYnp+*zGnlVi9BF$e!S{K~Rccv4RO3?U`jvR2%l8?R#eq^5@7t<MD(
z(p<GGN97EDK$6j-zl8iLYa8jwRXoSh{XbS-H%wQEeourR_%95@CUl$7Jx#WM%)BE=
z_fgBWS#R$K%{~6%e>^b$i0wBlS^g#E<qnpll$oQ#Z*?EI#pUf-1Fsl5Ny!Iy?=ujR
z!0beZSZzMtrkg;z2krXlgm4oG87!TD`1AR>SSuq8_;-Lc9@jy2Nog*=l{g=sAYak1
zK*9YaB!Y%A94#a~gd}^Ub~T7>C@*EqZ+2<l_8Hd)=BeU2+CV&;a2%dqo3v)qHZ2&v
zv!nN}k3GsbE5sd3g+F>X<V<p&KO(4u1W=Qj$3JI-5sj?7oCZ#7e7UV!tX|De#<HE&
zw<l@fKEXc|ZtJ2rK0;W>s=4k^q|H?~w(m4mb)ZG{XjA78Vj_4h&RtJ%D8Zg9aH>}}
zWgq#!PgM8($M{|M(`Yau+V}o@eQ2r(WXgpD)ooRjhVf^}n->2xh{=4b<?a(>#bp*0
zJ@J6H#1MsJ2iX)e6>2c8UHF;gM$AvOtnZE;o}~irBm4azj;=|K0URKDw1k)wrh*&V
zjz)q?uS?EjN_MLB38+xuv}r~^w2kE(+8(DuW%2MJ6R8Z^Nv*pWy%UeLFn+{S-LXPE
zE4W1E%b;5fxDY^){@9MYRf}~R7H4zKL}8(LKbXv3PSX0z4XL_iTIHygXeMv}Mx&!n
zXU?EsXX(PCzVe-y{!!x>s$d4lYPJQ}Ji)5H8_J^Ajwq|!q~=VAbm8+ObY60%<1W!i
z)bnF%?JpZEQ_f2MAz@Zd;#F0Bu1FnE>BKh%e7Moqar3tsD<Xy}O08LWo9g9U&{WHn
zSIpd~TCU2=fW^SW`?QW{?4Itz=x&)FO(C|NTzhXDGk{~IRos4WMuGJy!Doe!17Uta
z1?sP}u1b`zyXou_rE1mO{uC)YqL~V#6`eGWV44&?E0HZ*>@HlV|3y`AzHFSh7QB?3
zXkm<l;~!fLL#6fGz5=sO|BEx1d{3Lh*EFQ^HE-V$*-MS6!8Z~DV_$g;7W;b-;f$2n
zFr4(pViDL&m^BaG6msF}wtf+S-}X3)%>gh)9TfFFVN9-gkBxE9MFe|U6qF+wM^C)U
zDZZ>f#io|4aFVv($ZHLIKoAZG%xeYjsUt~lMx!mDs8Sz1U1M0XF<-8JQw^Sc3AP0~
z-aWOz(CF`6^*OM_HOK#&s$MpfMNFj-TQ!b10UNbm^NP<U8lQD0^+5|seGf-$@|aLC
zL<&f~WC`f#&tBsNjwTvI>KuOY{80f8)tP222tjk*5)hzlM7z!!l3xnxV!)BJ>uKA`
z9q)E33!jISejW?s!v7j-B?soNO;4dd;*1|CBq3XkM+xbd*&K_I@OKUyMx7ng_^`ZW
zhChN|uVqu^8-!eq!?eH&JIsvo@w$-Gro&E7Uqb-6|L<>8j09}60gBotP}UpDtg0vz
zI%o%zvge_=@OgaALVF9A!(N%Cm5`huKW3{(<Ea;qF<JGh;Dsxk;s>nZNt@=*(J&!w
zHQ1oA)4KQv`ryjtS3j9Ngg2Bi6e!!sH7kpFbsI<f;LP)C)=&n^tc+X^g854ytBY?t
zWU}%3guU4;X?cCZUYj(Dc*AI~Obzu0g3cI=YrZL<TQH+)Su{6936>pr186+nu2mI{
zUXwrd3(2Y1cm3T}Rqi`OmqaC#>nP&c7tSUq-*S9yQE8gJA~z_<pKsLgR9~uME4)?3
zBf;3z#P=SuvqmqSDPN_644E+VnpD+(Bx5UoBC;tpbvUb;{ZKKA7!otgi$N<P0bh~0
zdrR@SOvW6@1Hbcmoa*rknhopV=c}keHyF1{IK<2)jaHrhB>w<`=F4G@%Si<M%c4cq
z<#oINnNWyA+bBlOCu9gqStS-V9UH=9YV{STNHYAB&OhN|6WB`Hrre#@v(}p;xyEso
zY-aZm5fRa%EK&C$+kDAy4V#ME5gRpa97uM}wl|4}eY;02N>RJV?++oHl28Yxb1JQ#
ztVX4-2=_|kR$t<C78!5$IRqsPW*D<({^ZnJWt&0Zd6n0agd=+LO_f!mv>dGjN9FS}
zO7`ykYCAiQnS6uMng<p#zwAE-MRF!88hnL`r(JkZiZ}3VRo(ZQNE0_t@oFSu3<};A
zuM9S&<mpV<Vn|Sx_igLqwM(h0gs8aPvnm>{n~n+T>I9=hCGLGm294)7&BodU<Sqtp
zmKVL<5A5>8X6e+R09Vdm^rCi-`Xs8VgXBF4SJuU++!<1;D?MV+cKL(W1@tA-fznrr
zf9YN?0p@oiL{&eqsTLRndEXVIVMHV2Y9^@Wt$}A-(WDzX#i$Xy^ht)Hr=HoAuvE!Q
zYa6evivh>=WsK!TRh<symGkSX5;>|bY)V}>NV8WRPd|bTXbb1Z9IN%KhoFmNlWdEU
z8Q#^!1q<u}G-#l7nS@-2%ZmTl>05(0mk&CJ7rDD=NqZmQ%}IZv<rKYA)G59Gqh2wt
ztz_7|TI?JgJUKZ5jeNU(_PaYbtLN#`-nN6skiT8!x1UWk{`&k_zZq4$I_YdI`*<Ip
zr}@01Nx!0D-V845oNd7Tc#Myup&ym#74|816w{g)ox6GFi*(xa|5N{&HdGmU`pF!*
zTkU=%B(@(Fg{zaS2)?L~n?I(JQ^yin$C;FFTKJRGn$erlWttGb&oin3xhLO@G9<9@
zB7qI@40|NjvJi-xoEt?m#*U|g%s_6iW(a!nY!%#Hy70k}(M}wrd#`zS^<;g}tVcN*
zsvK6ONe<=qFBkMVV3K7}&d_0FSl7ND>@lYUHpvX3@`Q7(VwzxbGeV#06GfjP+kaDO
z63Taync3VT={RfJ$TN=JiQC@?E;I(iqdf?!9UU&DSq1(!ROHr~k>$RNd8J1tJa?6r
zOq_~ZkmuuFR^HhrKm#pAf|h?r#Qh<wHUti7mcGz#x7XR=#*TpG(txWMMW?h(&Wj_V
zE1YS41kH`XJr11laR}0GazW;GdQ}!Ig-zc+BZlq!U}IUX*bA#ZLvGL1>Rfy5v?c5_
zw%2rj0DPl1Z2{cQ-^C1rpJrerKl9Pa3d=~zex#v?Zv8}|HZP5t7$;B{u?sX_06AP)
zF68z+9|=lV-~b_jF!1mFC>w@;2HgCN89MTeg#EwP6451gPk*?PJPLwPJpGo)4=rFp
zW{aLtOlYlH&$Sy$vk|$4wqc6c^&B)pWQ!I8OKXTuSJbG~Bo0!#fBJN5?#Zg{Zo-nD
zJ77E0`Gn`nsRnX*{dtg>5Ltl6KhQ&VJ^2vUdN<PZ`3vZ-by3)%Y2fePG=D~a{U-Q-
zZ@IG*DoB`s4FqHs4g`eoe{H#=Z)8I6Vr=vOx9iTd?uYZnSi|pa|6yEiS1V;SW61!0
z^Y5ydCgC`Gz?U|5D<uPjo0mogNOIY(NB+I~v!~TqmVJDx-#ghgTwZ(@7i+P^igLO!
zes8WD4}O%7-u{W$Zg+NP)9OSy{-M5jl(`+l^I4zX7<nOkb6obj()jw)ab);ln^*f+
zCr#RqTb3+7nbo2v7pCy0tl@)9zDWsRNVSgNjF~g*_m0gv9`xE<``7|JHD!%w?~r?%
z3<CEU#T`Y<K3u(^+Kr=`56#|?@zH2FvF0{i9v+y}6!^~KJ4?DLZhAlCx^r^gPWzuy
zi|Qx0?2E9RS1gV_&D*tN=2MzUR1UW2%~0HjbN%;OM$%7ed;$L^=HGLDyK`oA*!8RM
z#Tw7}=|8w~e$o3xU0k4sGf3acl+p<G?YzPzaLm*>t;SV)dgwA<eGd8m601Brg}5TC
zyBcByr&BPOlV{m(+wpAQdDi&a!TU2@+8X#|0IMG7jLj96fX|>t<KAVazGz=G9^~t+
zjt_f;20?pXdg601fTz#V2>Z}x;wTzJF#qY3Q~HV>f9?Gey^I|N^xOP-S-TeM<;vx#
z8Z^axs5b$o+pPC%<XQGOYvkVXs(xD+`{B-lx5s?eq$&FCto&q#VkX%AM25oVrD_lM
zqS|+nW8JjVt@qc}LCQzzP0TNGy{R;O-hmUE2lZbX3sApUULoEVen>B2!eK}1qqY4?
z!hnt>TM6FmXNU~VULFOy9v~OwGmj?oLn?~EU9uUYT;2FU?$jA*q_E4rITp7N_P>P3
zh|U=G^PYXbMh-^v4)0?WIP`p!Dp?@typb5lHvZF-S)+SmHqecUWZLC~w40Cq+?G8g
zq-*(d0{<ia#)Q1<oK44wvFa(D0YjwUt$&5yCP7@13HxSXKG1s>{g-9Lpod4N77rLT
zMxfI*o!K>&h-dUDT45F@*61UN*0%y+Uo+XLA=G(8_6Km`t&gOwREVXVcr!=dy0J4@
zq_tH_4c`s-ONfHJQM((YAU|4sEFQlejmD4p?=?Ozmgm*qYG*-?^`#*Z_)lj+|704c
z=B8G@m~fd$^eoriL@(<PQ3+{ThI_xj?&I!1tf@!Y^+3g4{rTc>-CNnJ{53ST)w`Dz
z7#+n2rUOhlY660^sUK@#Cx1}n4?BrDdrciyZ~rcs-IjU{&3RF!eepdTUo2a;)IH*l
zvx}q7Kz#P^hXb?vKY-ORrrC*<2TQbAm)5&bd>huxTo#4D3s&0eGzaln8MvyHtv4@&
zw_A%CZ{l!EzU_Rh{o4EaE{wJKWf7K;`8gIV$XxjjFMS}JkqH*FN8ir~2~W3=04Fo@
zIyOSN<~T_B>p`?9a_{hq6a-u9k8{lYmMg_|i2H<Y^~Me!xE%ED1D_w3QC&fcfXUB+
zpD6}Ik<oE4YdJ(#4vj!5uQY`BSNoh{mlV?JBlw-TYgKwUYr)Fcjyr4*bk?^~V|(S9
zv^djuKtj_Hb6=QJX%dQtnZMaqw!ABx#T;VadOqqx&<c({T%>t)5lL>^+8aSNSZ2}8
zK5;E~DOAM5K5zURzt1YVyK)(J^P0LQpaml#%FS5iKzR1{3H#qBMtIh>D*X(;FTG4U
zySnlR`8f2ta0x%$?s*e0q+!6A28Es2NOuvUf5a${Yr^<GNk|y~c1&tH$e56wmGeNa
zcm7iJhL^!az&TMces`4cy6QpWGv$f?eD%sJ%q}hg!APwXv<EdJpaII5AUI@05#vhy
z`&L4*eLHQUawKo*>a$0qz9-*BzZQS=TWfaFwH-t{a$SP0d$SBn!&G{=n8f(eJ~VWg
z;JMFoE2o)v9PzhqUHap>qEWhxDK!no#L(KIKH*S|BH}1ZG|?miDiRVQR2^`)_gFen
z+v2^|2-vX_=)Bl=);Kv<Qz&NiE>4Iu^D{H2E9;qB>Vpcy0%d%$jyqpX3D5AK1nMyo
z^M?sSEH}tzXiwY+nd0`E=6e{ReDXv$e@IHS1Dm5XwRIv3;Nzk@B=-35H4Kz_XtKMa
z?iUxnsrURzHU3QlGIl9m7>2?g-*W#G=0*WI%0<=?wua<06MJTMFLaI?sp&Z)&DM$5
zB>OiQ-P9rRxhXvb2zZ#YIfXv=GL#T+4W24jY5vCx3Hk4_N&m|c&_RMu)GHC_J<B)!
zUM3PKRW4=jq@_LitDOkMp+RTHMv8)3rn|MGWvpJG%coA)n_(72iNg|0gi6Bekf?VH
zdQnq)`iQ_U1kmwTDsso7<?RDdG8Tme9iVtbS)c2akJI@m(a2JqpAmxU;u&J9qx7Zr
zzbuXJBo=3fjdYQ%8G5J|Qu5!uV;hxpLTW=qQ`3uHFIevoz!db_k%BR2F~daOD4gsr
z7ftXy1vpb@abMQJ6Cd`&<WueHxzO$cLX<+==DOclRHJ($DJ8XV5s-}Oh%$fnk+`NJ
z#*EFlF`W2VLKQi14;uwo#3*9L1R%0~{nk$h9?T1-a#&*Epg;b@daQ`RDEFdaXZ*df
z7r7hfw}w&mWL{uog~@A)IZH3mBgMApj368BI1GhJ=2tN_tp@d(BMtONNa@Z)@#y9s
zx-PjZ!}5MVEhDw)VcFB85z}6!iyKQMfr=ntS?w>0khz;`@t-TdgH53jF5)!`hJ*$t
zRzXw2k<2plBahvoEP+vIbd%<<>IE&30_R1T5W(u}FdD?9LKqTbxZ-AjLXPb%`xDhf
zc?cwm=FRnufpJw@;q}?q{WbddH%Sm|Z2oN8{Qkjfxa|6SsH~!(X>r`->9A^rg-?^r
zk=4y){ABvqRoLRC9hpD#Q)=TpLMD5hZk$>@?hRx<4{pwmT;A5W3sMVK3ks`GW3IQ{
zky+HlwW)5W_DE)=Bph~Td(s~vVWx6H;mS@N$Ta;%?!dA9Z#N(Q1vCi?zX0`8G1|L%
z-!%>*H1iqxs_Yxdi)KLr{CCo!JLpek=E$mb+kR2u@XF%x#gB0J%!~(DX~bl71mcK@
zM6!E)Zt5$yWzv($)$zb#%G1#<gZXn1om;G%`!f%}uc`N}_5B7?QM+-Q$-*d!)@!_o
z5G^n>w|JSgcFp1q&-}<B9H9=D_ue`8Gn-8hZO`7%?2go8SO_UEiY#tvT?YFBg8->*
zP3#m7*w~INK?G_FGqj`#`a(5kz^k6R5V0wgnz4LbT~t#X?MPiw^liA}c5oHli<0Is
zewtNIZzw*&{%2NI#G+L>_4zN6iA~Df$Md`#E#K26uQa*Y>+jwgXf@5*4?SPyUwi)R
z4|{ut-}u8v#U+oxeV(+$C(N<Qg8w8nvYpGKWoh#AQR6tVcN!zWaTcjg+s1Rqa+>ok
zJnV?d?wB;EJ6@ny+ZLp@8eT42^HSxR9=_Zy=2H-i5|0RiTFRK&gG=ExT`0AHI4k$l
z8sI!<I@MC1?>K0D&-S_~+H#Otq}>~3t#qP6XhT~m8n0$7FtU3P9piji0leJC81C>g
z2H5X^ygCc_r<GBMNXOJJ*1{Q%xs|!C2w}N-Smk6UGO3QJX)0W`dRM0^6Feh@&SFo~
zJnJNg461B_>pIU};aqAi^klCjFDA|_J(|y|BK4X6Xywb~OUMv6IYUf|j+9t`<^1fv
z?_8|;g0Eh5&lr<M{z4-9ibo!#HA|g5LiTGg9+WHs{QSpzytr&%v1gH>ERK7$leGBI
zzt#1Xwn_$xLsg>w4iRtBKpUD|7)Ln1ADxZaLa1mO#lBFg$XrRW{u{(_!(|e=Ibf<F
z?+^;BYc9S3=qy~Xclm-lkN!$J%O7heWYcwxrRI-O7jK_=Z*q03lE}~nY^Pi|LN3=2
zvEKFJ4+go(o(63P5J^;Wk0k^Ayh8K(Vl^J8;?S|z!UW~<>u1H^3gJN!B#v@5T8Nn)
zA*u9+n&EZ&*4zY{7z9>*{kcEN?%Q7}2(o7}zj-UOMN=z$js(p+<Md7mt5Gva8}SES
z7yfeIP;mjvOd1+TH6`q@N;s_`^?(XngMuJ|S1YeH!z?7?pP`lzrHk9bIv>a#2^jU+
zWYqXDJ1gIPyb9!nZKkZ}A28$stjVG>rgT|KqogB#q6$+Mt5(ww;!?<ichG&xh)sQ0
zQi<w$Q|Y#=6uX0!gwd}zmThl-r6=IYGc;(ue2?cvxUTQ`F>UD+Y0Z^($B_~@Q@7qS
zo>Y?OT$F^4>^54^OucN*>a5@^mIUfa23nwUTrM`(j+;G>HEXC9X~ffjEBUIfShOvr
z1}BnJmo3p^a;UO&&xhn%h)bVLSEM#6CxZcFI{6c=fyvq}1RIn;@r*d1`2hray04v9
zI=UiTd^k-$fuYSdECks?QivbTWHdKvm{?;@GqRPHZt5G%Hh~JZAc)G{01+&I>QH(l
z`+8Mz=d@j^Q<7^zG=s&0YnBG_SVigjpTlhJv5svBt0%F>xcsD&!g@yBJ1T~=Qs>J%
z^?A0=&#cyy71i!-JjSI*b?Sv3(@NKM<5~JY6;6f3I88RRG2Uxu)MbpW{ecQNcoxmO
zfi;ME<>fq!TR;Q@8L{t#jfi<A(X$&s1VP#8e3h8`ni%??pgvH^TCWqsuhbo{)Hu79
z7W<W`2bJghm39HO6_K@CF*l5{@>p6^gRESQE>#h9`O7%l!UWrNJ!tA8X(YTZ;yC%-
z3nK0+G1nRh+jkJBv262r7)9Lk!tM>gfI?swis948zLNTKmP|W|=L7(xj9Ey<0cld_
zmGgo$Y2gENB`_@E8<O2;VC#}+9px{o;APT_q)nJP)wVE~(?VvOQ3p>6Ih3oE0;P=`
zbMCS}q@x|yXFJLsF@d+qAWs69WeimjMji!7ll>Jy{1x<95e5SUCXDMmIaU_d!C(+t
zyzX>z25Q8CRQ<N`y@ZMgI*z{^kl$#`jev!|Gypva8|MsBuw=@+;E>ZxGWrD6q3Cn_
z?p@N<a=1c83*bMVEI`YR)X+n?T;XXhju_)D<7h0JFX3H8D`+U3(yep^OAzE(LIur;
z+Ek#GOV{opG+~>(CSbzU@UADyX-h|11&M<dczuQ=tFom`tbA||nW2^k)w3rj%60xK
z0sE~1lxI~{DKi2kH@KN+u*@(yBq=jX6PtuZDQqm*r_gt2W=;1HSa3~V!P?pL6Xh|b
zE59Hl;e?)U(J0ui))HIzT$Q4UrTvs(h@-j6Rgop>D2{>@HaP_<OL*qK9ZdG8Nm)<y
zSKGv|3si<PjM;F$y0B=Q22TNU<0EJ`*<WVun*zs-WASurxt3>VR{4J#zAsMO{ErGe
zgAP)kxUsz3ICx2IUdA?`=5a^GDrwe{2Ir7%?!26S%$l=8`jD;poPEp+ZMq7gLuk3A
zAydc|r?@G~ObS$&h-2DQYs7q+iq2{MGg<AjL3KMBLg*?PLW`~wR5#(iqJs)9<o%UZ
z8QTPXU%HsJL|^5*ghl@HqMoBr<vBSk;<>dvOM#$S!85BaNfP~14U%cJ&no2%y4N@{
zpulOaP$dDOnnRV8IdtKaIYS7JP73vHE(#@7FL$i?8(R~l^r0}#401VX!ICz)?9YBn
zv&el?rpwK>?>N`2cy;C*Z4EDHj;w}FNEbfr_t*Ll@);g}bbr!#M|1i{b}D-e<S|8h
zK40>InI`l}30mzstp$ZTm(tr$dPQ>N9%b~zZ|e({JFMtpP`0Drm)mweHnrv8Mjx_q
z{@8vp?_>dg+tIFnIl2f&*j5|lgdvSF_rG#15D%JY@BYS+qZ1t`!#ZXu6M<$=sN6*b
zX;0msb^f&TK2Ah*QTENS1cPw_X6+PQMx-J4YVX><Q0JSJ7cg0OK%$<2Bx(MTq*qa`
z1=!2;wdcjr&Zi|^O#%3CEX+3=jyD<&NmhRZna`&=e^K+Z#=Aigo!Nx`?;_VfC<I_B
z3s;u~h*VkM8L<w`JI3JkAy2gKa%z7ZIM`>H;Gj`NcQK_kZJvNwzZO!O+iQ+eR3gCg
zHf+JU2Q~p;9j&0AEuK#fZ%>LUJgF>o4_LxYLtMMmz-78_r7TwaC)=rCEuRxuW3czW
z2y6*%*J(F1tT9?8(@Hl`$@K@|#SIaz7u6cnaRgJXXVn-`I)_D>)LLd2+*$Uy&m6Fm
z?jUWwymiHC=TsmkO&$q{N7x@c&oS)NNVDS|w}f8@BDlkw@>2Rz7|qAtvidfKszOko
zu#107{)4qbZzRbwt7Z9cxSpnG%b33%+n#JhbF5h%{57V&jlR)$J+}1~(;YE9RX5ff
zbo^qvfd2WwV!=2>Qh$eP>M$F8XcrRSus;2CA8$8zsncX*&NyeqUkJ~b?y@;-=w?s|
z0WmD_O7u;lWRI8X8Ax;4gR8dEPI_<OxS(tdZ1J(3Je?fgsKd&{h@()phk0}_=&hFc
z2@V@Vp6W?#r)}sb2!M7B2xiP{d$xczQXA4F&s$Wb9{%Js>~LNlYMM~HT*8OXx5#nc
zqV%k2zNz@D@N3Rc7jN5vGP>V#UcFhZk*FJT;02s7`^QGz@lAnWB5BAH+<fS^^bSAX
zlblfi)qKI1B&hp2{Dn^c*=7ak+%pP1LS~$qW*XobCMh47-8gReFZrO2y#~SW55(vP
zEtj}L_$u|S-)Cb($I>+qH5&5KdWEg|j#p^g2NO^CpV2Mgvll+57ap0qC961P@u=mv
z_ARZNIrZ5c{g|XAxy*yE<w)D%`E?7=e?fSY)?Wrhb6EYT)Cv87b5Pn^pt{hG2}xuS
z5wh#{UhmIQNYwt=ug()JCM6=5cx9Rfe<}_V)Rm{kT>9^T9Frb$=EThS6&SjHZC$0o
zoKsFOT#XcqNHRzZx7EGra%T88c+qaKGgcbB;t-rCJqTHe(HJa7sf4<c&6I9GWI*pF
z$ZqB)Vjq)^06jg_Vr>h8PR-|Qd>GxLzl%-F8mCDEcn6;@y;V$m2ZC-TxK$kHxOyHw
zOqW_6dQh@^Q%VG-acqWf(3#ZLb}JU=S+&uQJH2k{{Bvg}%F$_T!$E5NNBcK18E6!E
zb4^ir@rSXh&I}0nrE>Is)GF<t>DaPunXW2{WL+9-=(Lu`ef7W;VuJ6toUI`lw@g2k
zK}&}Q<)n@iE`J6-?%JN{FAavcYf_NGm6!nbfS4>94DzAG-W;iqNSaZZ(`=BSA@5IX
zG)b8J-*1PTTW_R2?oK)t*rCA!G1?iA$FY#HF~5Kh995YQq|S^xFIQd<Z7$t*C4zbS
zg|;P`Mr?iUoYO$Xv5PE|r76V0Q&1o4b*Zft_O8@jIY^2)0@qw|{TCIkXJg~+cACi1
zTN{shE(vqn47m7*ur_SBdN%juJB@lVKSou@ff*cYTDGsBdpY*u4OL#Mru_Ofp)ReM
zwBxR~K<vDRq{87*u+*mF)Sl|#Y@e=tmEELWyO#OX`1YM63o-dm*Evp}t0Fr<FehUp
zgY9P;S#~^72K}ldnN!h0E*V&bmx*pR*?cgF%$m3!_eoQCWwJrwPrAZ7OKCJd>4+~^
zA>^{Sw8c0TC14jTanoX<dE8DPFElu)9IzDn{h%XGLzWyOZ!7HcCM$VyX^`^VPO$u<
zShIzt%?U(wJnZ@KtoD>cX}}sfV#YXZ1x)W;LmH~|u(B<)nSl(oPJM{GgC&RyHcsN_
z2$%irxpM5x4OSUG9Dp;Z0xNcIjM_cd?DcdgXK0BuH6jC=qVanekZM8>92(24xjdNT
zAEA~?+(VY6Pfqq3@6Yb}P6(G+&%(t0lyE*zFYk=_M(6iA*w;+3GTz0H-RL(RMhxx+
zyX9O(mk(|b;By;WHTKRz-bS;@p<ukD7hly&hR?5)ce3e?r#?MyU%~x;mK*W(iOVPA
zPUG5iP!3^GY=amM;Ty%!ALS3R{J|}_u9%-;$^g?P>UqVwm{evq;(Emm4$Xn$z+W+t
zbUah84QAQ#{U{8#5gPri|CmhY*T-!;v4-$V6jD4I)GsI;!vVxk<vUDVQ4c(UG$G$`
z{X@NRErNwUm}ae6Fo$ZC9BLvfX3l%|W?{Q!bZW!!sl(A0dbO-JEsgf$EaQxAP1Slf
z?Z*5<l}u|Jt+g`wet-qcsPf2J$mqSa*!Nc%9I>%Fyi`hl(*F3Ti9Ui5Sf!A1Om9X;
zSSbPQC@DuS+x`sfl4NDLHivJrTx$fc`z;_wN;HXL1E&V~HXtF<o6r%eU_%>FP#CRf
z@lHtb_hJHVZPfuPr~;%1vyvrZIFrM%d!P)@r2taxr+x<|v~-VHxLqLm*DmDWxKO6p
z2UszF<6CKYbR)Ao@K>H0_f&Cd-Xu0e(YIulQ^7{q(!r%wr3r@o`7A3O&!~)4j+kY)
zsyY|OnIvo;kX)=hAr@m+IJXXTTpao6c%Q=2@Z>e3kQa;j2ld)QX)YKgR0^V5btYt{
zg?8Ne+~&7BgiCG@Ojmg_!{Bfa$Bi<BXQZ+^R%BbnAn(Zuq=xPC){0hzaw<YXX=TnQ
zf&5rd59B<QA^1lj8%j%29v0FSKTOvB1^mN6?zJLmR*2{`;XDvBo@FGx9rbn!cU9Ta
z6hP6&uc?0;I+l`K-FPlh*J3mG3_op35=lnz#z!uLk{*{_L$eT5Wiv|R2sR<*D?11^
zFt+_ajJ<PoW=r%fnoc^lt&Y>NZQHhOTOHfBZQJPBNyk=qY}_w>&bjyf-neg!_s7o2
z_ob><t-0o!RoT0C)j`6KE9x977<&Z<@nnHEV&#+|6nPQA$}zxI2e@_s7ouoPA~-HP
zMI~2y>JeNq<*gVvp?Rpfqr?=Es9Py|cKZ<5Lp0vhNJ;DtBi@N1cuwsbDxUcn!yY8r
z@Qvc$>ih0}GF%RGHYI8EuWj99<^apEqZkT_-(W5wqK8;a@u}KyrMGOy9j?n(db*b|
zGMX!hfp$?AX;Ji0EBvn>>>@oP$$EpQzmhT9zUj)x_&ibdnOR5Gy^b4Rs4gKz9#GRK
zpVb(}lo^p)#eW3vJtwCX+V{)0)XqA*C0Q{c(<F}Wl`#fuQ<2=im0%X<IEraUWKV{p
zjOF-@ZVJhA5c|N#h!slkb7>>X(r*~D;IW34=$qpIdYaJmNIj1D$O~iXw${JxZCplZ
zNf4HZ$=O<c;{Bgbw7M8Wwz{@~fNF6efS>?RwCo&Nb<J(eooEdIZx6H1ySyF0wZ*eO
ze|SL|{NZ(EIh>O7`{HSs<3=|;FZ5zfpPiDmQrhd+(YD8eXBXo+HSF{7B3V{0cUq;?
z$Pd7JZ;-ttLg56kD-9)MlEm9(jqUTpWRK5HO_OcON9kS4v~Lv}K2P@o)?MMd?_Q5a
zlP+2e;PBb4#bDX_KbBo1Bk6AX+M1KgH;Xwps}K2ilU{e`bvm@kvQ0zn_x9cCTOZ0V
zwdq`4KTWq5@l<Zyt)JvFd@?I}e)d#!QCTLG^jJ*aEMmbXKhP!&&F`KFS}SA#f9ZO<
zwyy&#y}RByaIR0^yHmHW*P$(mfb3Swpf1Vboy^f8rCrz?*tPGj_I|mx*Lg`<uN>-m
z6?9_Ekj1l%AoH@-negp*)kUYpPs!0WL!hk~O6<PI)yd%T$wrKRJsKG*5nclKCctK&
z@zpUz3A*c8D><;b;``t%$=g|<&iR9neipN}XafEG_;!Te*-;!a|AgE$pys1iZE?mP
z8fHu7ryc1QDAy^d1pLF#kB3sMso1mzU~9!KbQeBHRrVOAun)U|1cL1O)%S27-9z9Q
zKRG65LKSP%>4`~mCUu$2;ClGc*`epvktUcJbKCq0xHI546FO2@=Jt8X-3TO@9q;sU
za5cZFM`Db*F!JM*&l@m}njThm%J<na9*r@6SIfR{r$V#6gDBhUX9s()SF~6Y`%jpK
zD2zQkW!{`mqSkj$;<fN<`tetm)+`^$k3ALCkV7pGA3%_#w0w^Yy3%~e>H2TRo%I?%
z?|jpLcnxJ#uASx1AdM2qNB)2{t)JaoO?S=avUFB$L{|G^Wy4Nce9UzW^?V$3tW6JG
zb)0qB!`eoAsP5@nE*~{*F4i<X3{*7yu?W<)5eZyhU%M-1>FjL7fV;GETkL7&#MXI(
zC@e8^cjm6vhM^5H^m6giE}&_Mfdw~n*Xh8CeExHJv3YW7!1fLZ#*>|wurBwAsb^Eh
zrWx1ymiDbkQ%1+^<lO}j(A4Es#aYG9;u8cnEDgBo-k({<>_sr%9sH(s*RBZY*;U%6
z_q)XlW*!Gu!1`q%$v?LS1iaDyx3nGu6MrmByCybcf=rb<zy=Y!Wob=9eSBDRLly+#
zKTcvomQ}yv>f*&*PXD2+pKUdJy}5L`)UIO1+630R@N$ZR3k@~nPi*fWnZ33k=n*7F
z6N^ael@u!Ggkc_0<ix(Exn!1_K=o9Y+25XUdVdAZ5}4zA7QL?7b{^ZF!H<n787m2(
zEuyRxA0Ck$e4Y6ke`V@B)wgLGPuu4x*{IV+)4RC6dbD^we+~M9uB#=B*Oy`@ibJ{y
z+#r){#9JvI@HIe788!Xby{UJ-rebJf;uUfs)hifSllnc4g3pV`(2KsERU6mm@i3(2
zHTyABj`Jhq*5$%|Lp<+Iw>!tAJ+u+?&F^D~JSB&2kYWKUIpGO8C}n}S>nYin*Xw5T
zgQSU9B^G#Q#P{hiV_NoX2z)ncgoHHN$HT`9#ch6d-#DIS{@E6g&<|_AzKR1|@VpB)
zBeC7cKc5`m_h0_pgtVZ)$zQn8;UQ~M@@{EsYdvh0`~mOTmAuoPnmRKbulacY^8pP%
z-QoOv_MVKBwNN(ljQ-5p<yq1xMPAxx{O8{Lg4pu}$Jh0CLbfYnH*Zq`uq91Z!aG;M
z>66R+fvbh?$D_>2g_j$1r?;zuBP<osFf2-hn=#X)y&ET9<U*hA=sdRe(y_9aQ>9Y?
z`X$qkHIxFI%N&$bV)3_@DRE0doSBk5Byin)-awwaXZMX<__d{`;jab0$bR3%W!g1+
z*=jWPm@Z@C)#)VhDKk>H_4|Dnj%USW;)9_MI!nAK1>z3bV=?5WJa1zkNZ(0PgE6A%
z;Y<V>;JSnVY%F#o<9Kdb`c+3p&{1QPwsx?eMb)ij7Ml*_xS3)SW$uBqgKO`(I^W(s
z+ls4Vdlyu|_Vyv+Vt>IR4lwb=hdsrFJzWJSf!z<GVj4XdlMRw8m+>8vh!MuuGN18h
zySr6=X8$2QgYTykb`>vDnM}$N#;yci<40_VN;MZ4A`-)2IL<>ZPV%usm=ptrnaB6z
zixn(+tbeg8Lo`xPP;6;+xlVuy+${gMPKlmUsFh8gM4{Wh0HMc_5TVU0Q>K7A6p5mC
z`YJ4<6Qz1O0TN2}HCs`Vip??O>L6gutmi*qZx04Z{ef3m&9VMDwV_4C-i3t|>g699
zGL=~k3zK(4!riT8cRt;%&^EVp@+ZBFz)@f+%e=5(e=y84tqkR7O1Mj?%AjT2T_!5C
zTUU(~@hA{aPbhvFY{k8^1xGjFzCq5D|F{sFpV<*ITVraBf>6^8v3vW9H#rCFSP=ln
zCEhUj)4sC$&Lp=e@cu2MqtTn&;%%<S4ZcSn=!Vu9Xvr*#sTCK4SOwAq-B(NT2p*P&
z)M)Zdz5uJfAYnMpBIZXGAsw)^(Uai!`taH{vM3j4HEQh2*F01eg(!`z1d$RBsuN1{
zn^fM${&vjBU~>|<vuvi;F#LXfOj>)RAwiHdx9!?$?EZQw0<lTQc$*dATX;6=Vv+F_
zwwAyo%`c`9nBGa?OB@jJm3QlS+_i=D2aF{aV}*AazXM33x=mO#RA?%ogOgMBtLkFJ
z<CBL#2UItwKyPZ)ouz_y0!~2esE}OHrOfzcY#JYCbF*jp9Qy`Cxb9`XqF3H!*c=2M
zqhO6{w&}5#)x)E`gIbZpm)#!+G~L_M-sFn(Ne3K*p9Z8UK_#|X$rTq^nBx;Wf+clE
z-ipwytge>ELkA<MJ7Wimi0lZ@ZKSK#jNrh69=P;j@vuh#s*R8JBPaieEWKr+NtI+*
zhryHMYH<hFqT5X|0qs~osj=h6#R2~&r)=d`+1O#a7odQW344dE|E2Fl{+=r67lvi)
z80S98t}HVB$(@-90%<1!#=sKOvwT&9$XSa?z9*0L%{o}KBf}t!)stX>Y)-WmM0YU)
z`+K^B@JR$e3#@T0BlGZS?L4EPkK4s#mI3XPO!&0b1(u7K->d{t?eD@{XKj8uU>Akj
z^`@Sz#6ssmGMR(KLd&(QDxxSw7#6~#$U|jA{aYb;cUvAj@pcx@Zs)JQz1xVP0>fW@
zkdupZS0uy_abS4zqqCcFojG|h%|Q6Dp}#mZVDnN;7%|X6`rY$jEihv3<0lT6y~d8P
z-60beBu)pAa44@!oQSmSIV$*%Hs0f9<8DRSjC?2NSgArukZ7N?8^t-?urX6x10U16
z?+b`~Wm(2vy&5=^F!9<8vUUmqRWaAQ^N>`WSrrr{bI@p;d`y=9eiY%V#JIU2jh0+n
zW*@t6{nJhO5^#uTgHjr14)U_i<9?4oN(ZuheG{M6FW8Z$d7Y20ejqBrlKJ16lsy!Z
zByQppGkLCyNplif5^;2Ha<*+dJZK4gDNm%?W_@S_Ui;1R2R+sfNi5tjKA6!xLn-z0
zJ~zA{CKEr>d1y*{KC)ni-F0UM*|{a_^PUZ8gud-Jh2Y|LAVSrUz&iTtWtS!`ip9dJ
zAj6|ZPyOm>U$OC&^O<R9bpe`|RNv@+0ROITopzTK`p)_LU3$8{z-O4)Z=>WK;zvz0
zigtUmP9fAl$z=`~EJ#kSFWnAwYX9L>@l0J^r3?YbGSQS3n$$HU2WTY-&o%QRDgjx}
ztDW(6)2WZ(9DM)~Bm@CIhwY2YK5mw)ldD{07NSm6b*Z?`>3*K8;Io=bMw4g9t-h_2
zu@9;DsY%CD4}~|$=?IOt1BepnwqZ`PR2lNz^4KbP&an-lcUAl=_IF5n?E@&LAn)h*
zAUM&ZFJ(BCFF5RpWWhGI@DZkJ9W4#;`IvnTs>C?@>l``Ua<`*Ao(^9e>b7U63Uw`P
z+FnaFGs}T;UAgziNA*Yuf-N=}^{7Eo!LvLY{Bg2Wjj{_5w(+n!l3x=VmGElsZ4a`)
zK7F&0%sIzDIB870jUAE@$I;~ZZ9kQRIbzCJDQE}DYgy(Hli(@|d|$m;^=rT-Q=qk^
z3I4Y{<9yn--Z9qAg1Sn(^SR1l84($Gsyh^G7(G0X{_l3<ZUS6otnFT82X<6`IVtZW
zXt;TJX=RB<$;zJc9o**E{JKC?DHI*;T@l1wnVFR)oHRO^X1(w6&>>ljjlz&o-swf!
z7)2y!NZrUHi!x!sE>U2fU<Y8|uuPSbzV9QN$|jBY8MYW1FXgxE0TqG`GGVOd>ytoE
z(!4XJD3fBA=f@0pL;fZ=AwpCOVz@#zKt62T;Y8SM+z^|)I*yi+A!wMA-t2A*KUOeP
zHm&|4WP6US*fV2xZJBXdc^GOSWtzf$-n!xbkhr*Nk(fHX)RrFxRTn+``1`(*2Iz@F
zfSJ!2Q3pLQu)hN+Q3-T`%iM!eRLid&ixs+_{s<POpKxOw#Ukgi!420>qumXWfNS3h
zo(~PG>=0GXQgMlW=c(hF71ytwh0m)@RJX-+U>rr_lnioOc!p#OF04}NS$K7j80lp1
zOW`<EKb~tpW9)6s8e!bB4PXDD`Mis#VL`m_TKtlDKl1TijRs+y3S5v<mV_vvg-rMW
zA@eQ5*ypbA(6mW%W!~|2?$G|k{kZ<I<%(sF@k%LdaW+W6=An^+<r47>;IC!ZEIQv*
z7)WJ!_B9}5sg$lOSJYPH_Y(G7>krY$Ae<=2LU87Aqy02T_f3mMv}NO=^opsR&~iZ`
z6pc9uoxA#&75(aeA~mv+S}rZcu&(Tq6cmQT0ulB0Ok3`d_OWuX8pA&=XupCl7#mAX
zCWsgd^3g>{Q+STjZ|K~AC!*vAGFA}3jt?gH9YqZDZF3Pd3ZiA_{qyi*IyWN&_U2LH
zJPdo`)j?&)OXWJYm3KN$O<AdxDQ_J=AF-KqnsJ1W`=a~eS@RGwi4%NrH)T>`?dn0H
z9T(04BOiOf>!}14+>pS5?UwS<n(iw$`@mGBA$MZ&<{(Rh>1%4})LdtQp(*esJW&PP
zQ%%=aYujC?drGz8;7pOj7fB}{Kao`h#&8Km%%6flD{>f=Tt4yZV#M6?5DaRxP#OYl
zRc`x=Kq>q(XhjWe5O9@=2U_iKUc=q?6N_jGy)y*0%_wHpCgA%eC5tMP8okriJ+3!8
z_j}LhfI0-Ronhr(2Ql_s6<09$r=KVb0z0)%%#wdTJVeGC{MdihHBH&&xv7Babu_KA
z(=9-i_v($=Si90UETP6@P)scMVTqgb3a^0S<b~v4-%0I9wmK7`><ut^Yxqd?FkuH6
zw#z_c03rCvx=}>fAdoFvn@g;CEMgxueWAxsy9QgQde1B&hj{GRKSpwsuCjx6Vnj!)
z(6I<;4%YdGEMnQ||0C&OexE(7dj4f7BC_atfeixOwz%E&7a}+-Bx3}A>S(7|LdXk8
zq%Bf@&lKwr1TRm`oNNTy<**`$@Dp8mkuqIa`YK4*XtI2v*I5&VnnR2tBuExLI7aDa
zDp97FxI7uc9WhAVY@WvNwBxN7I*9lyeLd`Lj@wvAbdZN1PIwkD#W6P}@T>W!B{)NE
zPxTtn)fBQZc1}-%(Nhz|?hZ&-V#QjQsF7E{CW&KsNUy{xwal{s|9qf|zp9YVVx!*>
zAf!v>Cza~K{6Z&VVN0luQs4yVOdTu{hRBQ(Us%A^?(_qk&B+aHRc|*1FO?v+rD3X1
zn;?b{E4V=i*&RUd!8BH(8RMq*m3j4k@LP@YkzX$1)EIlA7hLW{(6FAPUkHk<T^Zs`
zHPQ_*){0<+YcgZazP8{1B$-a&p<zs=1GXW2Eg0CbK78qD8B^Y(w{O&iJe+?L?I8N<
zRF5_>zZ%A@7ULXagMA)tA%D;hS-y0)B`3ZB_38drZf`tkew0wVX9-ha%8O$8_TJl0
zt)9ZtXK4Imf1GH8GRfCV1k8O>a3s2?0KLAHP@-@S9>kkDEKhbqM)shh^eWQrTM_j6
zLnd||)hN?MD>Up9JkTg2XKI@u(gPg8X=LNj9)>@Dw-vy_6Sl;xX9k>(f6*Hu^Qy?J
zngu*_-VOC1L%0KM)n5m6AI~GDLz4AsCwG%zt3kr=7YgbGSBme>hN8fzo=}dIi#0X*
z>cY(lKQ>q_-<>9lIsZ7%$82R)CMWJUF2p`7b8CUT%tuIM;!g5xuj6<cWM3U<VSI>T
ziVV7N>pHgU^KJIZp!-Q)f;jC@?hYc#w{d$eomJH2?KV3!2Fcn*tj6eeQ^1OMdYW=N
zE?Ine;|KHSl<febO`-x<-IQ$)xqdj57U_VfVbJo$%ByxHvxNqr=e0T3!DL)8yJ~8e
zx*t?Gap-2bTPlqHBAm<>v%!(j-HVm@Y0U13ic;sLkPu1{sun$?+etB~2gT^i7Dbg1
zO!>cS;Y8IkX|B0sO->pLV{EkpzeHBy$lzz~qdgmmG9RZPskW!m+R1j~Jy9(1wb6IS
zD9Yqj(lD09ZhWH!iYp_A+&48<bWdbxRCX6jS60O97mR)9FXrNi@+erv#c4x-PjO0*
znh-QiJQ_GeiC|Ar#EgU}(vM)rZjO~Wkdoq#_&(#*tZ{aRy8KLa8#Uy7N2oc@)r^R$
z`pf(PBuPTS-AyfSrWbf8L1jFg$#^hYi|NvDWwwaRfq^19eIx>mjv+b?RRR8TTd0T&
z1VgD3d!^)n8?}gbRgREv7_5m$EkY$>qJy6TKle$I!&9xWVR2uP!~2zcsJL&R2PUsh
z8`n<`VT1tl%K|ofWmCE#iJUYfZv?ZPLY%0Iq`K5p!IVK-dqeHY%}9^JuVsc3*rA|z
z$>DMC9q9C#y#$dVqd2J#M+a1RTocfX=b)-ApvB4@rtj5RKOiw{U7pV+)ZObHeMBli
zlo*<6v9df`=GhoqXrXj~T3B@E(0`TO-11BDml3DAH*plG?~7dm)}beFw(^0^Z|iqU
z{Mf+;vfy2B&4G{u!s6ai#4idITJn-@Apn{D+K=Q{QgIOzydz%uQlP`tIF0KE{=={B
zI2j~g4!nFm=-6P!h_bnL(5Yy}C50wo<Xm`&BK*aHvlB<jMh-00rf&u4?t0nrDIQcv
z<ZjDBD2)Y@Fd^KG1PSGR(3!Oe4>)eT^g|O)ibje5=4jD@;hKbM`~9#qP3=!+TusOj
zvdgj#SwzaWseR3xb~fIhNp2_MWGFZ;vQ|#Z*yv6n;gTuy>i%ORIR@)7WbBFanR0}r
zHXuc;G<;o!ISe<yj;Mg(ngiTJc}BGn;2LOXh(*%Xw-3G?$jNo51k-MR$8AAo`bbnq
z<>^4(Y()cyr`Ob%-J2FM-Z-Q#g<+ah;9f1EbW2CAnjcdW2kZgU0UN!!B55=~UpT#6
zb4Gei)`o%0%3b*jMJIw%*G)Ua+fZqtCTrBhFljVk7*7NYBVo8G@;tvzu6s?+i^(QD
z68RbH?EsUkiX&>Q?5EHa+I1|0;2<koqWl7i`pHb_%wvN?!)7Z169vPd_B^e4*DMmT
z>>4Azow~np1O&^_QuL`Jv9*h4@^|9UEZT&cSryY9Sh}^f*;se`+244sns-&U3CxhF
z?@s=JO^8r?2Z?2PX^LY0B%oC`i%5HVcY=}5wtyn<EMR+LDpfW^iil-Ivj>tAw5dx}
zV5|=~Fbh|DJf-itbT%@9&ns96hnPjmMuNnVWgRwOp|+03WxUB3JAW}P=?+TyHPj#M
zAB4ra4=h)`!0pgF=b85Xpw1>;O_`}E7n_{MK{F`;;0f!9aWc$YlE4<Zb-C}F|3p4A
zd1}##J~$1g`Q`is#M6&2fhu%Q$o#Pkdh-W{9==NBCH*S10lv>IRVWQ$A7TyxeocaY
zJ2>#m`OhuZy_FgZq_aAR@f1vR8sto9k9m7_u#PIIi77Zc@?)i!1(I^3mu7(b0CU*b
znUs1-=@EWKTlJ;Bt0K+<#yg5!a0cLQzh26WM`Pa2IcX|hgLY37>nIk@83K;@d%I<P
z+6jAIzVo_(aiaBdK_=#^fe>0OI*>&l-X|JU{?Iz3O6J~=y68n}D^4O16ccD77mO8$
z!K#1NM__0xe~L@%_))|(L1zcJVGu3#IuSQZW9a~S^o@1vvIl_>qGi5kG-(G4Ov^;Z
zjpbCMI0i8h1O!6GxRjMeO`td4>0w|lDev7Fx&%qTa=f<cI~ZrBNO}+f<E=ghlT@a;
z?Dm2mslSU^nAXxOF(ax00>dsj2xe9ZgdnMEGm=rT2n;`|nzpD&FL2!0&}7U{rLZrf
z44A}dzl<ay^!!H)-H#Qy7$iCbla7_SBobL3u&38|r_0^UKoH0(<eJg!*AC8$oT3u1
zM7wXQ5~e7(mkP+?q6w7PLWkwuuYYOqfhGjZcXCa`b}1@kOqE;{s@@Z?2T5c`RRlrb
zfwv0d1w@1zZ^y$sYn`#fh5cj!k2n^R&niusE;eOEcj8>DHjrd2HHdIO7taS7IXLzL
zqpD7w!8rt+c6GuroCy`+u;zY14i7=Vo4`<Y5XZz}tq0$4;=uIABpFwRSdSSJ?$7CJ
z!oXf0ETP*CVs4||UG=OpXOZ4L6{ZrZH+2|;+$Mj#`YjhK!UHT8@1TVeZ@i6uwJ)0|
zRnSw73kXvn)nA<WD;!kmDGh0Ayvvc4(`_uHWwjqq&C$ugZbYnGUM2UgbZMkw)`7lq
z&_fVlw<HEnGts7WX@AOsRj($A5?P23o^ff&m{8>Y4K%Z{6ViC`+};w}3eoh{xnpvE
zMyRIa1_ML3HuOBi7>IJ#sXY05q^W0ao?WhuoSTt)l2kv;1C3kTb-%EvZOYF3FY41V
zzC6XUIlM&^;6ZkhhMB!0nhRcpH1KQU6;cTxzDsjw<qQn-_*BBlU-m{B^f<=6C&DV{
zq2Mn&GhPC-;E2N;W9RWv^d0R$r5b*eUR@56iPQPRs4o+)wf0k<vAEnt)9TVR)S!~J
zdhaEu_~pNGqix1va>3UXnBl0{s@h7`lh>;j?iBi6&;E+c43W#EvyVpFANEyu>Xs@)
zyjOU(e^N^)1{T1aD16t(#zrW%$Yqc~&5eGX%RPKYCMViQcVY<mIwPl^L<4QP9CJPD
z)Et*ZPu6XqL#}$+ce6i$)8bw!Isaqrg|bE<#6lc-I!8w(!d-=_cP|te10^6`HCm9=
zEBZWA?hg!1{Jc6%l|6qsBx-tY*70>cZExc|a42Xom-X`vqm})6STI#3&@%UqX+l3S
zxWu#oT?<=+fp3zjAom)mUG#Udvp7<I4jE&%l@m9uO7zk&zQ`P!97&=tex}LMFa_vT
zg%UtFMEU%$NldqcuLN?9c0c^Cs{$@Mqs6%qN1h^-5$gA}4tS}sg)zfpe5-U1?b6W|
z+P#1JOGO8}$Pig&jvl~Zl8Mh5Ip>sLGCX^7MYHH(-g||P5MHx8YXOo$UFX>}#PKXj
zC{kfg*JnuF*IcZ7+^~dtYvmY9t{HqD3KR2jJU!opY4f-mGp+gi30D$9fBiU9@|AK$
zcu5sR*2*1P8NJLoFyORgH*sD38<?Ts5qVKqSE95M`QK&h3GT;_tzRZ4K<1E&D${<=
z1&f?FBgu&zePO4(hNzRuO~y8Y4{OaY4~&;PNDyEE!j!})sj0kmtqq!80YxZ6M)Aw0
zbJxVsi4+8ul~`vZrhnk-RMc<jh-Votll?Jl-Y>Zo^n*)b^#n`5k*}<g6U@U9HucUa
z4nG@DcHYy@K9nL4CG|?u?2GNYQl|HH0b}M5IyaX4T!=VmJQ9%V1}q3XpCPOCXo245
z=t~``fT!ku;&1M?Jzr<Dn|p=&_c;__v=A$%P|SqLNK@DPeq?p}k15$YSo2}4U*xM`
zFV|GLaEeR4X^g@}ox782Q%n<1N1yDUF;o4tpMCZ_VNGV_TEMn+tIvnaw2Pc8_O0=q
z^B+0gV(pxxhbD?8tkDmxyq1Ut#^)|TK==_min2l=#%BaYwQ9j5Hs2()ABN%|M$V<-
zJskyv8EWNe6JQiQ7$ehtSavAdwc49wIvL1Io_Xy1E|2zladC!1uq(sB-P_;=6q#Lz
z-Ru!-7Qb)Ryd8GW<32>F%#TF}aipfK0|`GKK~4ytFmM6<eaiaOkDP6SQ*m%F$5+o2
zOO!RIUh0}bPbsH{fx#TvvhW)w1%LB<t5z4vjD}CVyqcD<$)=<J49tE!!EuTg(pX?I
zZ<Gm-`3Yo*bf|<)<sJcub$Hs`b$r0SgWiv#Zu)?d2izE$<GxBZ71+CXbI}+e?7%@e
z20|4uagatPG#B&>N(vYEmsCdhJ*CQ>6*7HGw->d7%rJ6U!UA1~`sMYJujNRq2Uyv&
z+BP<O-wm|d^?5R;b1G0=ey1((AJ6=>5Bm~?OS$b<N-1D}d(ejr14?CeNRjTJ>A=J5
zq83VQb`4&88_Rm{;NDFtH}EZm&u55$6~`JgF8A5(bcHLBQ<ywDrG~_O7wDn@S)qgh
zc`|4<^>rpGR6<Gc2MTrZ?N3@wy&V$2nb2(ReZzQ9A_%1}E3x3oBjb~1Mu_0RnKc$;
z_6!p&nLrU@#z9*UYrz&hGfxh9=>`dP6%_1g!-wp}>`;@;2pZi#RY&<ZAznNY2g=vj
zESbyX(4+kiB#)7Mvj>kte&R<hulkTYnQgL1zJyW6%wrXGS7_x^WY3u3;}Tb>6_nx<
z)i)6#oq(f~Li9Z-4d&~u^oxVyc?zL?Z3dj)UUt*qBvMGyGn*r;!sq-U%LrejaMiAA
z`+Ki*Y0pKUHSnBDe2>?X=rO`&CI@$3s46cYfitm^Fwgk;A?L0RA5TRLVN)W-6mS#}
zHVs#RFv82P8Ve8xz`zfy)`5OISu&%jqX^xqC;NfnPAKL_VlPPD!NZa4%$Ej_6^5X;
z3Z%1P_Lyq%>zcQ~Rv+_DkyYIOHgDIe0z6KJ$}BQ1*fi!iegJH#X5Drp2W}ay1Vi!j
zI1b`PH&E7fLEuUqm$|D>_NtZ>Q!-lRzDAUY|1RPTUy;0HM?H=A7b|V#VxKqaK^Q2+
zVlFRUW>Lw2y@#_aCJ<DHUU{AQWi?3R<Vxl6qxaZjK%0_bLU(?}Ku5*tSKjqH?>~k`
z4N-)!lkM_%&2>9axb&(9_j7$_N-X9_boot_jkW3xHpPf<%+AUL<70S1;_JE$-KPe`
zXYB=o*N88jD?ia#1nR2SLbWS(Z%&v>Qy1Cc#7o~>e`rPf|0r@n_ak34;MVp|esaV+
zLkxBCa4$<)z(y7ks&_;lPO;+A<SLw~Ctmv6)cFu^L^H$1l{kvgH|sj!l<Xwc!JKOY
z5g0Oh%-LZC)~QmA5#~*fs+AgYHUe5sxjl?fs1xy}y^Wk7_4uON7vUMkaGKf+3F7rc
z#R*P|BPpVUz??{lQ~TXf$-UbSRO=ab*#F$`jm7{aO2cChCnXY2iLb~K_-z1=bZ9je
zs`NLy(%btUa7t?u+6aQ;%C7Je?C+NRQvxMT%%st6+R05aIh389-=aWOm89K9Zq}1O
zP3`W%k!J9h9Mh5x?KvTkCHSvrWZKqe5i@vmOF4YiV+HVIRmULCBvml}OvvfpqrUt;
zc99rn>T}}OHwMj<UHBpq-;)&I*S+o{Qsd1iM&>yMm6QZ?YSF+=7^$(xfZpU%W@J{8
zk+K9Q+$2a6NWsNL68OZ)MiRIhQEC)~-DpS>7~c+VHU_lFPl;I`?&T&CJpK(oGd_=k
zi;YC^#??$B*n~Daek?*G;iiXC5)9QEUVbdqoI20aQLfQRQ!@DU11~q89)v7!VJ(XU
zL;*K9zV8(`GrsR!Sc%~qsp4e(SeAQYqK>o<+C+V-VxSGbK^TkwJ#TzXDrc&@B!^?h
z+|O8C*&jV--$&Acu!<-d>_*;zj)eAgPqyuj{OB2SYSu;zP6~I6YQo`1YmPZVp9m_D
z@RfbwlOB~|+3~K7zZlGTrVN&7yANxD`L1wpvF^TlvK}cC8U#L;Xgd02*g))cJ+bwq
zg#@r)4XJKM-keMgx((*E&YvSwHdY|_pvN~@t8!{H$}UO1dIiQK>v|0ddnrNXYUSST
z32CKeTfQA4<~Wk9gSj@G-r9oUvWYg~XRNVe9bv`sBZH<+pb?k*hH<7h@4yZsIakrD
zkVHLHt+14o{W|FtVm636^<2J>7=+9Wo*codx5%$Xxw4h}pjIE4i5NatnT-%J{Qfkc
z24Zogr!H82u2!k9ylOj*6}-e^!ir|eXO2&0ISNXGW~qjr*kTGh5W|MC<cDovTS=&$
z2`KAq|61uEX_iqnYp=VTje`j-L3WPh+EJy?G=+`=Ms3FbrJlPEYyi#35~10xc{t9J
z|I3|rGZ^+B>EpIBtRX+WNy~VE0n<Cw(#m>3|0vopmOOeQ(Q-gNsHIyzFL`*8duUed
z3Vfx0MaX}p0DltFmJ3%f_~||r0DP*ti1oYCXJM62jflKrYY59@??T;>S2>5Ax|rkB
zD71w9>zE#_XA(PB0eM<DL#v10USEPi=rxDhocirH7uB2SLSetfK*M3=FuUXacI*=d
zptE#VQ>v_YLWsX8?O{RHXB-4j!}JIm1gAvw`s-o#ZXtv?zoyXw)*mJ#yQ2w@X@DPS
za}eR{lMEwhydYqL^ui_5$7-U)(KGznm&O=CUN{T&BQk~IrZU~}(O9fZ26L!$|K+S1
z#or5;K<`KO&Csd70G-q@)zr;t4I68~dq86jag)$AaxQ*U51P#IILg^BPZIJAr`&Ka
zo)1^l>{zBs0{yvb<$()Imf{lT-X`)4A1v-9Gy7Y*U+^s35p?|(%Su2c4CSAO96fY!
zbR#pPrjYUsKHGY4gBtFy=Adud!C?6Nq{TaX(bYRy7|2$-GUw41vyb0fL1y4mI3cvS
zJ_<8(j^^JItXl_=myWUeX69=kEis~cf;sQ8U^mE{2{yj85ADOLvZ378RC02~MO7oh
zb1w!WCpm>|K3cXK)_j>Q|Aol>ZOvI&h~Ay%cdM^eqOkyuAmQ)5(V4GD=W^Sw*VnIv
zKyx|{Rzo|yMPd~r-XKZ$DMPeYbd(;5e5Ff}Jx9W>&=&zx%vLApct05W>DvgP1@fMC
zSGi#zM;DeT^S%NL%qBqjp~?DA$!o!<+*9#R?1g6Q;qsk4;06ty$^lOUL&0BUvr_IC
z;OvA5uNDCd6=msC^67+-Z&!BUkZTU^R6uI-iJaw}M(uiAcd{hcn-qm9rfBSC7NJ=2
z(}2hJ9qkQ03&f65N++8$VQI#KuEGStkkphvW0$@O`YOkA^AzN(`^lK$<S<27DD%WM
zd6)O)VPD|MW1gE+{)xJ|L1p-rL8&{t!cK(crJVT&I|H+;cwes>%UaGcLz>~qH>7Q3
z4(^4Uf3Cs4lduzA4-4X^z#gO7)AXq0Coi;!k)G-)s!z!c&15QN#Lgf_EyF`PV)SuC
zv~w_22B|o&5jS3TZQ`W6=J3o}eLMjr+xi`FPLg6k0eU86fCTYeQcQ4eXh`N)_M&4S
z9;xlae$1^?ASLp+A=TO3JO7n=J`%ikdE>P5KG3_bvyqapf!peoZeh}R+UH97h+GWe
zW!XA(cahlB0^5*Xm5Q=FjfyehqoI;3$Gg1>B%$KW)qJzyHpmir;Ld6SYRtw-iqh&M
zEaUwpkVPS5Hi6{JL3{+^Z@~n}`;O)U6(MPv4;>~|x>$tTJVd|0<y+3m+uOW(LLOi{
zXBzJs%ZW=oCSnDl&mz1otHQx&CFE~;St|~VR38srs^kM5F@`gnCcSf!SYbPFI2YS#
zj2(Y{Q5&!^*~>iMc993Rz1H`CUYaq+_OdwyoE6dSD>w4se)mN+PZ_w?v#rpa#F>!o
zVSeBExelp!Lx=4YQTC^<3SJpef|$cQ2~Qm+rRHT#cbQ&&E@77EzV7*Vj0*9xdmx@O
zi*I(8{ZCD=(0(D4JwO<7zBfu+Sy#6Cww^dBAHW;>H?&{4%-%`-t{z#(T1;I=dY*@W
z>R-`D&Ic~_lxn+e11cguv9kX8eogzUJIZ_YcD1MUd^iE=zP|@1XXL#ID?<LU1*(_)
z8SrD{+SbNDFIw*zv4ujFKX}GzsFl=;&pxVm*&|upCM`#`;pgh{Ydq=@gXyDJJn95P
z4e(_xiRDr9(^5RB5hBU=2TT`I_0k>ZUQ4tj1I}aS2q3&hBSgS{j|~v&Tx0Qzd$qv7
zW$N?Y81p277x6i*#=;LKmGZXzCD6ps<?9`IzsuDR3L6<bbW`D0_-i6H1sWf$lYN^x
zA=jx9l^qj9urqNa#+tT2P_q|p8hHgN&oVWFRLW7IwqmTRJ(F*q6<QW2)g<BF;agp9
z2kH8So4ckj>Mr6B!?q55H?*R1Gj<sNGDn!-Z{OI}m|Z*3|1h_YVBcy)O>3JT-swjh
zhOv*h^-WO$6{|H)x(Ao2QUpcJHbbP#zV9*uvpO-ItMliM<J8#8>s;boYO5nBMAnpX
zSay#77G0f#`fi8M^ZY5ZpV~8S^IbcS0W_YFd2c3ITl6tu4%XIvVrREZrZ;*<)9U?#
z{9J8Ha6Fa&cc!7P@d&a7qhDIZ>?haJn6fjdBvi76%ZqjzVB))`8-grY=v?#}A8GG5
z@L^Oz*n<I+_rC*M`D3?oc~bL`?rwy^bqn-O7G!IUFfsyL56zf($~LrgwHB&tEKJ|@
zqilHEI}Vt5JG!y_4l-Bi?-V({24~{x5c3lE1pfZQgek+dkHI#8xNCdX6MA+u<L;vw
zX;$)m=>~8X+`aY_Iita^zw6bOr=~=3`1)YZNNm3FJBXh!3*T`k8l%@M9!%-_t-0g1
z0FfXC{pPKiUmiL?FdV}IBlYvB@jA{BYTINb4$ijl$W85fnNDq|QF;Ms^n|FqR~Z)U
zGIVHyU$O|^hpoHyO67Vns*0+Kt#nq~HHj@{CZs{rP;a>3NBPDM%+vd(JDqUHp$9hk
zmE9Yw@^mGg;D`u~#9FGD7S#{4%$~ouvdq4ymuD~k%<g`z?rd!FaJpc}E%rp(pis&-
zoTz+A!e6dc{hUBGpXMT!V*0(qe<5qhS%?l*eD^x76G}pTTn3sgCD{eHsO0wSD4-R0
z;7qM`qm@5IQA}N}^vp{i5#N!TDx3evXuv{YfPo2bH~Z(uc@$t}<kN0^&sDwG6rME@
z?B{wC;hHD-j~m-9ubU_HuE$HJoJG78S$vD>Gq~z(?cHHU3~7PA&((s3Snr&F2r|+p
zA1t?gWg7&cKQ4rQl{#=EM+PeJ7nyaZ9G-nHzl*=onjYOXygHh7()aP9wW^Ai!;1VV
zZ(pXonq%mbJ?%s4ItYfNTvteWstiT5QgN_o2TP86Y4=sfhNbajWyNS^sPAk$d#GeL
zadh*xAi{Bnso*_oaB_1_*wp&q!oajp%-f`pX!YoF`+mju<yT1=B0PMWM8W$=&t~kZ
z%16G(xyA$RRvL}!!^PZheeq&fR@1I40&eQSZEiZiD~~?7eQtF9RlTalU7qkF>>luJ
zsKQ?%@_HUH5({4Z807}$J8o{R+}1g}FbY$aO^dv8bG!_G?)U09k+NZji<brzc=rDy
zeP`x`Bfd+z-n-j)JhaJd2=q8qP5{poJJK9EpDD)$Qc*w#;#OjsnA{i|+K`6pC5k0!
zVmgN?EoXhpFIUtivRXI+tdZnaESnK*lPJP^z?Sp_>$|m7elyv`94IxwpIkp-Wx(YE
zuh!b=Df0Q=W<LbF6LpJ?%f2hBB5?d+@?3Smdw7EJx_-tQj%*)75d>pfv!&59v}hYT
zH@IjEv|WR0WExhpWQ#5MZhfaYMic4HlysMIid%OV-mKZ`V^|$m;aTBhxN~av0;}5k
zTwUeJUs}Ay^>yY>6XHwdGc0`4UHYo6jAx$ZaSM=Rp3S1ITd9+6(^ldZGtEkgi(^4(
z#rk&W@S?Rr!K|vnJPovN)jE``TEhm%ntE4xbB4Pky`lVz*``d(ta5Lhv*uV=4-Hgj
zoXr__^SX|+<_Ce3rf*GhhGfef(Yp0$XJo}X5JC7xGMV>Wbk%8!PmvAhn(QxWX$(14
zE2o+>78CC_l!!$eLs0C13l_dmvzEMvR2S^_<vkn3bCz5-pbl8_{59)i-f9~nAbO|u
zxbKHc=HALbVPA}2Rut_{Sr`wST{oIjQZpvVK;H^JKcfk@T(IsQ)~?f`+B<8WyJ15h
zh_<xtTI*J<-y_>PT2JGoT{RP=tXQ<vCGWVb>+D+N0Ux(V!4BxRYV28i`9=<{b8Vct
zXo@{7xncj=#Ikk#oe>CsZ{GG~2M9o&p-pNi+w&x<qvP+CZ-)CN{2oO0h-(%Sj5p8}
zhyB-S>r^?bggUsI0i3q#gYU#}zA9g7I2n;(CJuhaX^$RM_S$>WKe7{rd~cVbvnvm^
z)lFVwz@_vvu?mg|2~X;^7jtm4V~SnZqNe6EB0Xb6k{~xqq_TTu>%KH8_rr*~7Y{@Z
z^d2{ghPyK%40bak8V;Rf9@pD06)zaqDK8WPg7F{Kh^_Xa{Nqs2NdG*6gc5Jl1IN-r
zM*bBN$A*yetAD}7%x&ameA^I?4Yi%M@o(ijK{^<J%Zhac(wJFm4>UaF%<5(;3~h*R
zlvW{X;PNl@#5DSMH&lF;NGaS(U|K*F32btE2*hx7`C^%!-(<%%3GI(YHfoaC9Ax)s
z?XB5FLI~{r>@ko+N~5}mFLZZ-c7c}IE=6#{kY#SxC2>e7aQp`Qlz6{}fkY0(vJE2b
zO5*V01Pl_EA`X-%ws?by{gN%{V^?^N_-df)m*3Tp3F*J>vh9jA!!4265U77(Ld?J-
zcZTQNy{|v}ww)3HM57A{aSI_`HUf4ti<P&7DgR@GG&iV75k$JhW0TBkS;4~(KX}=l
zrNxpAXyfd`^{bKHjJd8M$8p|dXcF6S;CkJ%H3(98Lanl&@2r8Gp^n~KhT7;aS3}6`
zw6B`m*&sP8d`dm6I5VrqE}7ZIJE4)tKdo|Agmwq(=(TB(?zV`)P@ItbOn$c7<l@N8
z$V<?>!-;li8)<Fxtp1uEw!?}QIW)6{i@US21uvkVQrsa(>qmFv=K?k?2kxJa$=bbE
z@otG9gV1T2!;P&B$-N!!t~*q1+11>&bjP%Q4&hmPHA?lYeOj&ce@V*3JH3{dfoC~W
zKFMQMSvXb>SELuPempu7>mU>&t26YG>+es5E~pkher2LtA9~&XUj4)lP56QS;paLY
z8~B|g0hQ0?*s?huJRa9|Jk^MmCS867=;*7cpy3_es>8?+?|R1s-l%HeE4TR+E(3+^
ztgzuop0?D-p`{M`!(rrF*5NChpcS1selKsvWMj|Qpp(o-OrkT&u{_>qmbX4>cmz^#
z1qC{2R0*N%xFfqf$8ZFZmas&gNF4F+Le2W-R)ibUmep+B`)9wUf2{VMSX)O3f22G6
zSn=!DMRVkSorI@sa(6+)K_>n!3Z0gF&gJm&Y{Avef=l706U9HFdEn|9r)96=#U}Hz
zoWhD8Sm!Rc901+TaFp#wK_ti=83(<=8vOLD#|^)pMbG|n<@!F2NYfcw=nu`$4N2%I
zIq6_kBB<QBm27Av7m)&2bO+t#8Zd0?KlfQlBD>x3)Mj5t$c&bvWw2haTO6>&S;|F-
zpfcrrLJsJ<jdu}Z%G-6sWT1di^=w`2Uhr?c+hH#bfBnL=TlOE#^q<&qzA$lm+beZ-
zANwxddkD<!peQH56%N<mZ^$NU6<nE)$zXgJsWuVekq(;hOZyCr{Kc=rvf^$`Lx=c4
z+tXTFb-8LzcspNy)7dg&K2p3*+I^PlPkRBoMx<4=yyhSMeXzcZ8=M0JIq*U5Mb7bW
z0-;u~%QraQoVz~;cOaycC98k}4JTR2)-~+EcvnnilWLp5guAP&q-z?=?dAz=F}l;P
zn>`<m%etS3nJM3ln{tyM68EkIa^-sH{Pwr_iWco`kmw09ufQqEM%$R^2vz5M>X=Z4
z4DnuPL6KanQ(Z(py<vFM+U^5QEsS}Hw>La{mtjURes;eC6J5O}AbCNR!pSEY#&jyC
z0p*Pycl~BTK@gf>6i)1*Eoly(G0?a$r7$wlgmRy0XihP%7E@T%e$|L_U^+6Zu%VsB
z205ef4b!7VW87RY-&RmENs~cE6Y7l764Olb3qK0Aa$x`?^$+TcDnK(x5aUfKE;xW@
z%I^@wCFRG3h&974um@)qI4evMa*Kp01&FDCbQ4+r(*f(ZmKlXsZ{;l_W32TZP^B=*
zHZGp_N9Oosf#teJl=kSNq8VpEh3tZ%qM3)OJp~%g@aO1?A_#sMYUN)QQYof3y9%0X
z3aww+(v!o{Q~FB_%*)*DDIz(NlfyAm@-3@fak*VBC^WUoe?hqk#>9x=3rnu<DXd$3
zmTCv%Or}PqrTHN*+EA1~R77{|)~qzxic;rhq)DluRo)u*YHd}vF;bKX9fg@fscWL;
z=~Zcbf~SiFs8bEFWM)qR!;$@IslV0GvP{grY!EYLPT@81{?RVRg(@bd`ZC%`GVe?c
z5C30RV&J(&=M|1Q(?>+TN18tUh^f(^PFb7V8}PpASo-v@x_!A3r6E+y-_x=i#Zuh@
zP~S|0Qb!A_0D#7~;iAw<7u*yFYXteN;N&$x5kf#D&+W^o8#u5#VkFs{5;0Q@+D%ga
zR{0uZA}JgpsXudNRmMG7l&LX}ma<lp9FCG=v2s(?yr^)ss}Kc1!U=csANUMc6%h9n
z22EzI0GL_yXnew;A0ug9R+J8Cyv+(wa$-;LpV$}!dIlgAHvqgDS0-v<?~%L5zYduL
zDpVBh4i%*Xnm^|FH!_CiWuf*I1`TS>D0jH(lEUGV%v($}i;?Il0?V^j|3odF8kL&n
z2meUJUq^?C{$dK)w(x(p^godQh89y<^bKIk7AwW#f`{f{4TyiaJ(&`os=c10LfM9Y
zxsHp+30D%(SzJ%A?6RdMrCz1I+)(x1Fg!}-WR{XBZf|TnUB08GX9e<(LKm7dH_uZ^
z#E6kag&+bEt@49VN#>UFu$eV)t?@A)6D>+V&&|Sa6cJo$$squ;3w4bEz@bu4S?3gz
zTb1~ZYzvC=M~di<>>Cq_Xqt+WKkJnh{cKeNdgzS$1la;m4L}Kv@kmKfsXJ_Q3P~->
z+?$qJh1orY)EhR9am1801<6lO78L$5C-P~j34rH}GZnS*a1n6vb5vs@2@UGZ)4EyN
zu|364cN}U!KdnoOqW_kvYz3sw!4<&DXK2MG^Ns*ay~U-b0mLXu5-|Y7zN~;XN)q>P
zPyQoU@xLjcL1~~BuEtgW$r6q=N}2<Qj%Yyl{n*c21%sQYs>mZhssA_00FgyY>CfH!
zC$d+gpL97L1*8DYgh7%ffNhbI^xAtI*Opx;;Z0P_pKKHTj}rf<VkBqtUt12tMa{Dc
z){HbmPLps=01rM1_Sb{Y;E4e|z>${B`vY+0l(U*z7{Xw%Xl<%>LFLoT#ouT&?R{dz
z^e>6#KdFr2YDJAoL9^%rXngLo0~h}{x<8xm`Tcm5W<V_cGuo_F*sAm*z4u?qy@<cM
zvZ^q<tAOFerTPDW$HEph#R1j*G}WHMMX5|d3*cn_QFgU6^$^eYX}f^1{&Mygk*alt
zFB6tsHeLQ*MR*tOW`!+*&^Q;@pAywyO0=qQ%$}YsumwmsfLF=izS8e1;F@ZcJ3qwy
zNeoQo_w>s86rgL1;iCIu0F4$l8<jd+Q4aqRxc*WA_5cE4d81GtL`veiHzq17r`neh
zDC<uO=}}KuQvlH9sg>0H-w-+H10Ztz>jl(awDo5iI%nFKRsExLP;-BwOtUZR`V4WI
zOk*pGM|8<&Hq!lG`Ktzdk&@PilFomT{>w8|K>pT!=6U=`NOplafM=6?1>JkY|A<?M
zvevlqjMHSRQY`-s*ryH_e<}mrDS&nwT2O)iG#>hIs#i189Nau+eri`a_Fs`*{frrg
zGu2<%SEy9F{}T`AmhgYXZY|?e!xy9e)e!(a0GdpVN>B5{eq>1@ZdXCuRBPN+vW+1m
z8qf<loYm8-y5u5HuVaqnk&tSD-~oOC3^#FB|MBZnpO*iL#0Y?2EVDOze>wAS!p}A;
z0Z;+Mm6a5Z1n7k5UmGI;_2G#A+l9aJ`IHCYzrx%2?}+lrLg&|F`?CKZjcE=QY0chb
zW2UUB-r{Kg(U5c(0lf4TAY#ouGNO^3y*E(mT2-VmPG9Ex@$jKs@!_yJ#2t+51SqqD
zDI{9|(d+PCr)xsQ`-LlKnkxi-wxPO6&C_#wX&sXe;qI5wlegEPN!|Tp>7Q1OaD>57
z$vYhTGBAu0@91fY8UWl~0LF0@00QNLpW<KvpimR-r|hIwua<p|b^j@@M|A5#^50Ok
zytF1NN&;8|RA#^Mmv?_h&A*8$3HY8uq$$hduloO^5#>h!u`2uIfyaMC7F29HKmz~!
zw3d?0u&40l)`uvD_W!8SDf_O%x_R0B-)MXX48ex(fGDbHL1~MI{|}A(N4igM0ZCi}
z@aJ;~Vz?;+Ub<(k`~PCzJU|b#hCh}0Up?GxN_Kc^JJx6^5^!p8j*0oxm~?TKcjWdz
z<k5MksF&?GH_tL;nj#?6rrK8a(g|CFlO1dZ)j&mXr=dgfDspE<uYeQPgmFbHyDNP8
zb@;i>xAASJoKJrFbgF^2M>lonpQ+VBIdz@gHSLY&@h?9=ugTxY<7kYxckkxSNv0(W
zOwTT<-U1jUzh%FyDu5s;d8b_mMHj6p*|xOYjalJVaMyJEmGYm|qWny)@kr%!NdP~U
z5i*9xZwmnPtunE?@b2#_^ef|lF{t8rBtkj&%&b`n(1TBb`uVNgKvEg--O=X^NDUM)
z0|M|>Wp;~FW#{(sr<yRtQG7*MPmTwAQ$o5E``Cq2m!E?s6wQtJwQiynt(VFh2wYy7
zYU|r5Bfz@F13Oc;{K(v={=S8N%JtvD<n+6J*^MLfXNGHKdZK-%H(;Ll&(N&x=~XSo
z>r`b~#%=rz7_OR8o}&-10RA=s<~N8b9F9Xp%^d5_CIA)+?=zTf_5v~%kca>!{LC}}
z^Su9?UHorzpLLw5ojqAPt4nydjL>WGa49kv#;;Cn8s67u#kKD`(+T+(Nzd5^PWGrt
z0^Zewa}QR$zI}xyuWSy_v#)NCK{H<ELZ|sQG7}4*6c_%%*@_cAKe2i7k|R2BwY`46
z&G!5z<Cbwtffc<%QzWa0VMVn2?<=+)I6BKVBFntd9w{k+`*le+HX~iLkA*Jw8@{^O
z(Uv7$@16&$9+}<vuM(RVv{^1kN>9>hP=!eE$+c~{u9C-cH933JsnDM{?;^pD73P4B
zj>~AzYOM>##jgQ36Tuoz^e-puUa7kiKQ4Jc?k8Dua+V_CW!a=ZTD_j-Jat^>j-D*8
zUIF_Ea8=I(_6H!zlGY(LXRP`V@w(hn-_sCTmF8{w(=&~~sdFpZwBF|yIo3Lfy?xa2
zUF53a<~i;9djZ=nOXTkDZx@th&2T)>BXbm50hat9NxRkl#)E8}*o(t~vj_11ulsi(
z*vvmu$VYcqWI3(nZ|e)fzx8uM-BIO>1wdR32-AC(HWClwSV6*Vyu<bCbDImoqvB+Q
z(JKLq<U|N^=MfrXqU_>Z6;mQ5!BOD?%TLZs@Pul#e%MMZ5M9H<`<3=0`YXmj*&bMj
zNfe(GA}lglJ@l4|0*(e2SnztPC=UDZH6<aJWVR~CudW_)(C+BYYm$&3V`sPRvNhiC
z2rN^^hV{YOG!T|gd7E$8ku?CxtMbyQz6YTa74H)NIVrW_p{b3DW0^73*?*)a`H~+0
zpixOtyU1b*<sDE(@y6)i&FI`K>tqNjqS=Gev&gle`Fu$>lupi@R1>zqKH$sQ&5qlJ
zZb)a?5|8Grs9N8&$^){bjH{R%{pP|2cdWH+{lEBn$LL6(z3(@+Cbn(cw(VqM+sVYX
z?POwG6Whteww;M*PG|mm?|a|pJkNR2>+0@RSK)_m_3FCnQx_<|rY}q3uYH2IY9}DJ
z_>J%p{sb0Xr%qMv(T)7*1)@EFJ2?o?a3R{a3x42hL)Ob$GGW@TPC`HD7K{;5rCTD!
zrw(L-!E(DV9(y%2aER~PYJQlK;(smiS@EjlH(7DDCSpgI#{R>MJ-YfUUN`PH_@nKn
zl&wP|<b&Qas*U3IQa*+CsfwcO5UMc@``r8UZ=PL}2tKorltnTS`sZ7zR_X=TK7v8{
z9=e;#h4tIV7z0I1--;U2*TbCc2k}C4=RC5c1@u5cU3JWLE|U_=B(xLwkhTx^qNoNT
zl0=P^y(W)TrLJ$cJ)%rkwBpyM%P|S7CKoXM^^dHrk=YOmW=J0+ms7J=NZmU8(^m_t
zFb}QPQ7p8DKgdQX#+Zr(l6cn_RW`+fP7g#(&o)K#{aA`9-;!CW4+N@29T1pF`lrM$
zk6w@a%G`XxwFxOrN=D`WypKE_c_sg<9k!HNp@!L!Gbs}ZwgfDAavEWp;{;nGsoiLd
zr@QqlvdNsKK{dXp8rkl4s`m%O^A^otn*LzNSH5Xjy4HKRruW(}AWUy6wf_7UyWT3p
zp7yzN>nB!7n$?HF8^#(9*Z0>gz_DH}0$!t8>wXiNIq(ue{I5MdU0?{N)5%9Y?svDx
z2;zTQ^x4z<v2MHGT24j<3a910TZ6O_dk%NhAMKM1Qh!(?aF#O~9(Q(PIw12JZf9XN
zbgrvV{mGVK_ld?hi{)Tv2uQK&SLeLc>#i-|g4;^?GnT==^Amn9Ij#b`{khD<DBL7-
z^bz~D7ZYl0E1kAm9M-!g!pgN-5^_}=3p?r;U)Aq|dz8J#VLuqGFJPi)5ARtSXUN;e
z6_uDZIic#~CalHrwlH`<WzJ8BE@ztE2MD$Ud>N&f<Lz<WwkFtZ={EK6?6Qo{shhTU
zhQ&uB__x%Li&vi+bViKx?|d6vuL<z+ZEC4xgMohAI}y&S5BTH;GWEBGb3(yCcSuYP
ziRjE2gKz*vh}hIx0=>w`B#F`KUagQi`w9EkJ9ANr>B@gC75Fk;P!Hko68eXFvLpnN
z6`$KGx2Z#&pAkzyDhS6M&tN;o{%W|n5ABjkN~&>MZA;_i?P^A6=+7&83Q`57IIaLE
z+)%pMYz2)tEL-&fQ=6#ONYr^=t6D6u99<5wyREjmMhuZ{j9m$<ZRYQ95=`1;Q<Z2r
z)Ev4r+yeC>>ZsdywI3boa2XP?unyCeH7FdL9qVSB{mivw%@gZut2>2HmA1Qk$;h=4
zRVY>AHy1sXWPXXs?uJM^_SPr%)|8XlBnio>u&ROBb?@uguTw;??Y8?)cq!Yqxu)b*
zK{Q{Ig`q+!qq~{`iz_d6bFIF-_Lt9G*0g)z*P$Fxz`BI7{lL9=6Z$mwruWn1TNC`P
zN|ym=RDb*qL$$)toyT;A@8!o0rng;G7`_#0>(bdbOIfYcVg`&kPdv(S>+$o^^1tUW
zQ#i56C?5si3mVNt^(h2JtzCBRay3Ara<u_gisqy8=;wFQ+OaJ+u~{)V5b#LYtFCEN
zLnoy!*W6@oW<x<HvHXoCvZA@^DA7wg@a942Eb5Cche5=|qmWU(H$5gta&3*n+0>>k
zI9o@~WZD@Qz8-T3{3>qvQB71Y_|vHJ#jEGlnO`OgwOmP4A|qKG7A`ZJwc_F>PX!L~
zTS*oMI1ot2uU8JL27-4@?CK;41rWnqsRcHn{t<RfKdw$&h<wXj)@OBdXlxUIn~2gc
z{t(O?hMo4N7Nhc&{0jMU$o>$zDz*&jSE_1<*!ks<`Q>@69v$jfwxs*PMV8N4X)WS3
z<e(2U^3#`>Gg8!|<*Lz%(^CB^EEA(bTV`bHz?oi@nJsQ6pm<bgqo`Kny_Lb@HUX4*
zi>$c)eNtrAfzy_5{p}*M6I{fwz=@5GBvHEC$eBQ6Oo$RG^0DbTkxg8k7vPk-*~ox1
zq|qjkUF=*LfnV9n^GJWX!1M|pszajmvW`%w-N6Eh4#ri8K<{Akg>+{dgc}7GJU`k<
zOniYm>GIRx;u^DOA-k_vZ9V(t0|nB_H=~UlD2@rTnQFdWZ>h2eVckz?Ed`ax2-bl&
z)3YyZD2HQ02Q9=07hpHgc-@AinFOgNQy+@C?%5w2R&HZ+{Ke>W#%^H20k_4|tov#D
z@>Da66Lu>f7mOtYulAr1c$+6HHqn2Eb9>dN^vey_F;CVED=7cIkNJHDM8E1s=Uo1C
zrZJcU%*&Q4l$MXA-1o89#vD6QiVLvaZFBa+jH%W4-_Aq+D&JguVJX~L-)|*Ij~{Dm
zr^5ucVno+6xUq0n<HI<_Lf2NPBwmcxek;{(6Vx?MJuBN$y2W)Kw<UnrIJE2?*H(s7
zZ*j1~4vn0~(b>li;~X|{9aHg;4=J<GyZZ=BIN(}?E#B%x=i^(06@I;ja)SRd=#<ex
zDa`5XK%qQ%MIRrhP@eGN-d$PQ7c#u)iGh}7nxps2&MugAW5bC4mBT&a<jluMO9b=Y
zindV1_kCjfW!Z<EKrkHl_}WiQ_w81R3vTQAjghkgAz8G=o*rqsH0TDwo7g~IB8|-p
ztpu*=l7Lt4J_rxKXZ|P>byzWR)=}rmzHxzwosW8wva@7b0Xm<l?_}csiyx{3g{Lez
z9K^4!3~r1SB!ammkoqeUo^0Gy21FDFzA`KDsLh<GrdlkTsL?jk^+Z1<H-ni^+)0a;
zmW6;#W5<r%B!p!P?Kc#Ir1sR~?ohvQpyZ)%%;fQ>o6Yws*#mzf+*7A|J^ex(=Ggo+
z+5@KHU7F`OR@6f;R)qb%!jM5-L0BnAE4~2b-OS~4ip2XW&I|fU8ra>I>+-xr#4DXW
zEU(EShQhYZ=Yu+)oz^}$d-?I5A@)+AU4`SeiPK(FadMPfRKP2bg+WviDw`6}%A@U^
z<14?E#h<6>*ksQc!G1NsDH>OW{nZUBS<LgzMrKNe*c(_`=1mcK4iXl5mjE9*0Cr=4
z#=?dDrl&+%YIClhIZ>W0YI4N{;ok0hV#$Y_>K(H(G&nQ&<2Jma0OSFoFI&%oELD6_
z7!0u}-ELz_L$cP?Qa^G^xT)n#gsZc!W5P0q^jTI1hNurBN(urm$*hHg=f{GeA|;C4
z+y|n7i8(TJ!a}kNmBQ&KW&?p)D`jEHOIJhwIX=wdFaIRrhB(zp;0v}YSQHM&f8kGB
zIrl|ML(KLKj~3BDJ?aW}IGkq(xoK3Vr495<H&zVMJy0#*ycS=<CCI!v^~HMMWw87+
zI@{6f856XgT<*iv|HVHc@txs;%Gl^%v`7_bBCdq0^qt@N?iFM>=Bp2{{(BaNrd+&w
zS}Mq%0-`T5YZv>IiLx|h$SO<YsQFaf=P3ZDH7tXxbvr9aj=vJr-^LhKbq*G|$V+h=
zN+<Xy|58<i<j{<4iM$|P4w9x7M6o$)iTyrg5~%JJT#bs<g*Tg~oN@WsmXA^CSAv29
zX0%}UAa7l9fx5_C6Dd?-r=e7knrQvGWcEO>i4`|8-6_#A3PBR-nIp#-spb*RN2_z+
zyEVEREUPY~FOVAur!Hgk_WYJaP@xZ@`zIhp#vKeJx?;d-6?%?}HNMrUkA38Kh=Rs5
z2IPKV#!sYvDHC^k+RLCeDWnfUJ;o$y^bDpcf<8&Ne-Jm$j)Bj|=L<OPhMXz-W8e!M
zDRi{E#Hp^<S_W2(!t%7OuuF_fb|Jh<dW<SuS|0sErLB&AfWJ|VZzx4!9s0rzGSM!S
zRl2AhqS?@T=W_+s>UZnst;nos30x=RJ|eMUaWIk#cWlb?pkSfo5fv;NeAWla&neEu
z;~%_ONuW^lk)n;PVa8O75G&f(EFwrvu3lKD>~U76#SlvD@(&SX_}icF89haA*xa0?
zKG+W<=P`n8u*dTiljV8%SPsfzT*~pTS#-(=>08A>qSdhj*p8tO^El;3bD&nFgxLB%
zE{jR4Nf49|QBm1hFP@hY*r|i$aCN9opp)mZ-#kcb?J4EWG2DF4p?>@KksyUcL%);L
z$_dq{Bu>7}-hOd?pzJnWxg8V40b0|9GHl&Pkv`;Df3qNr!p_HP+&>IMn27!E{n2(2
zTxoo+91%AB0G0r=ScnJ!rPyz=VaXGBh5%4B(!{TZLd5R_19Dq(iM-)=W;#^lDYVgs
zNnDeiInt@W)|JL8+#><lqkw4nlB0{8jzp|l^Y7Z6{bDrMvDB6HP=}#^9R9*n;=-gy
za^@&{oyhR?Z7GI687dC(V-;B~>iZpb{b9U;8sgE}j~Af|ziC!Qr$v*aFO2uEu3?!2
z=||K5#XeC>`YkqXO17%#+h-)nf)`iAcX6^3qd3(N+AhdgavcBlZN69A><TZ3Q9Lq1
z(c39n`)L?~uyVxoa=YhABEY>QtLmGU(X=C#Lf~#zuIbp2pj%#|m9`U*?t(RbR#i%{
z!mdF3rN6?gKswC-hM&->vBNICI1gqHj4jhfHt(x&y$ph>QV__0IbS7@j>98?iuVV)
zE4XhlI|+-gEs|gzT+xzY>nJ2|FHZ{Ff<OJbYP(dwUV`XdB!8;HvEKY!?v#e8NAL9j
zq70^&!uO69E<*plE2$BYe{NIwRh#UELmk<;W0vlB@`hxlF#9j0U#D*<+_*WA#ZF}x
z&czmL?7n-2dOZ^3dss_Xmlr`6;x`v)&=M;x)8>eSJPk9sy8gPf;nucpq#w%86NeI;
zd#Y67TaWQHBta?um=&%w{>^ZP_%2sd5Kb=o37*J}n4O%7sQ~uKL0<5S%+l}bjilKz
zwGb)ah9B)pP#Z}A7|NaYf5A|YoaBF4^v`HlZ0sLwCi-_*y3;(>Ie0-mDbo4k7aD^)
z0BZGKoOB`Q#OxU6bxlpNyWAS*bv-DCWKpOO7)*!EV|3qSHgMoQBXZZqynqQKMvBjR
zoyNc|CCIEuwn)?b=CLUai-FNV1{H%>WmtIQ6oexNB$8im&BbhlY15}pih;mmZV`oy
z{l+TO$tW$eMCL;gU6F$fe~AtM3vL`<ly$m{T0_z`WyGF34tT_FEE6~(s-(j(T~IbC
zfeu?earR<Qp|Q;*v4Hy3;v#D&mNzD_)+q2kowG;SraznA2eLn_1xJb-e{*gOnq*g%
z%zj%}%!TTm`pd7Fasvz2awH!io5jA~*!3KD1uZ;{qCwV{>6G+xpmWTaa>W9mg9)gg
zKq+D#dcg=V*C2|@Xz}`qL@q}Yl~n=40toapDw02XX^`R{5g2$6qVR#VD2p>S1gqsT
zp4eG95VfwY4rTbT_kSIYqcTTT2G508sqQhDJz17k2CHU>lMR_?s}k34`ioX1D&W*?
z)hmt(*h)?4w2gvCG&vC#pQ#GdktsBDVvtI|Ap|U5>#2QD{LzyPnh50%CR`y;_6?XG
zlJpaN0!^k%r>g9W`;cD_G>*ID7>X1@@(=yw0$viGIz{kqo8mA(ky9vNMT-9*{)C+t
zHshUm`9>qL@$0y-Ik2`rqgpA7vVN1cH?T??nT4b5QdKp9ech0ZxD*;rFQqspkkn1g
zwA`u)zbnQcU{@`yB&8ZApd>?FJe6PZUxg31#>1nXQV+vP87#x^!f+Fw)6NYeqi@KL
zk3anW$eO8>2KjaW<lYZ;yApxC3Ol5K;n5}Ydb@hP+N*MlT<52EsE-Aq|8uhPXKmZN
zTfpXsu`2i8re)3TJ4SiNp5$DeJJY*@65s?LCQ5c!_8a;?j%<J83$HCZ^!dArD<3EL
z+D+bbrXm-HD~!NGT%*EOQP>JH!JAQ@-J6znX0Vq4d(=I0(`xU3+Pu6bPv-@voj@MO
zpshD|0-3@;a|un6GbBCyzUTJUo7Crr=nXt`N^^VcJv)aj0IJN$1+V@W{p7d5b^=jd
z7ml@^Ca|})g>J9*lz!i0<A~?0(cQ(<1Nc{>_&tGGi^D2%<0EvdU83VXkR_XXd5y-0
z-?hhMUU-aQJS|IDHDeDYAa$E-7q~0OX{O*1GH%wLQ5nrO@q>~LjM8}4q@8+b|7ZM(
zSl<qV-gj^~AgEpp@R8t+rOv}&z};mSxX!Hf<PaMT&(66u<O)Az#OZ~8E}k_Dk~w45
z!(tj@f{3R^EqQ>#!j69*bLQ6j{uG6QCH!b<KMN}#Z9Xtqkiac8<f9e?=G&Al)K6Jo
zp-QxC0xmst_gV!ECR02kT&!A%bw~8wO{i{lZ&zrN__SpBp|-q``6HM`56V}aR>jJd
zh_p6DuDsnDmY9VGxM?8cslqxhT@kkNOAE8f#PN%Y7ors9&y!v=Tpz%Rl*)3i2&II<
zhSp!`WpBPC*$mG;DcfXVd<mYa<Pz)EDU%a(c0*A%=s2SFc-p_G{%G<Dbn}t^4qz@C
zb9>S*7H6)PHbNorot%Qxc25yKxCjTNnI>oJEaNx_Co!D9ng)8KfYi@9qUtwj|LGYc
zUU|#^@D|Z<J1G!(i10D6_-WwlCrxmyK)~EMufVl-y4$Y?V6e<6IR2Z#;)P#bbN6e4
z8vskO($FvSdYT&{?Gb~uWaUl*D>HNm4w8Bp22X+tCQq^u(@u{)k7AL@meQ>7&k4el
z-P2Ko{^YP6u>HefN$oWgOS=bUa<BIqdldd8v5ZoNa4M#-{4W%X8uZh@Q7rQ_pD31a
zZ(FNiVk>$!kTo@9eL+xfi!Xnij#9d;Eja6eEN6W#5`NN~ToBzw`&<B{aiy?lWxf>F
z^T7n-9ya?OcEs0hV9+c?VPv(44O!@(z@8!-?xMt#<I}*$@2oV4)B!Lobk@*#c7rb>
z<l#WlL-1_U80opE@^z2zUzGeIo!X;H=x+x|Skkn%ha)&)dqi>Pf8MUPAa!NOU)IYM
zkqA&OS-A*#ejmH-u;Q&fO2puW!48ww!DdKyZrceN{D;BfSq8)JbVbxMR2Nk=_b&`f
zV|DdZdB~375^g%2kVd9O46Gr;>A->7{1{@GowAX{XcD2|AP6_)VjM3nOnF9?lp3@m
zyg9c_XKoIZnehUpf_cE~ESy!o;(i|f9hOoVsi0|LwuSjxa|Fvqrl`QIoqW#EYD?3j
zbd-NHSm+FV-fEL2nfE0~5;tm?!VgmPjG%J|=Ba7>)U9W^&vG-czJb>p>=I8djEqgZ
z|HELB2Nu8Xq3?UlPiCtkV}}Mj8(pT}ID9UhucR<=VlA_cq~nG=+}^S>gx)YIp`Rb%
zr!xhHeYw#lj>Al!zPR)#vQN$+j1Z2;1{`2@D}9N9)$>?SOzUd%=2Wdd9w|t|oa@Tj
zzvq&0?8z*XN9OBujtysMW9IaFLfSe@!BZvr0~LbN67jtqD8T#faa4gQlIJGsc$|v#
zq(~thz+u4*mnD-T6yV7kFG?<`9v7LPB#hVaghCXmh@BKUVLgj6b9Xq<e|FrrWT!{W
zQOZYNZ?su1$sRZMLs_qhGJ-8vogQ3lYy*)quWatocdVXa|5n#l!*3#!F~VMWSIATS
zQJ^eEjfhBtjIBxNGcT=`a1_0wq=D~hEb+Z+oUcK(evwz7)jz>;vI@!1pi=KNN;?69
zu}qVr?vXYQ(JNc8zj3`d!FY?G?iwR*9^}?S3&f;2`ed-xLd(()ljWEso)^A*_$M+j
zPk-=)Bo1^hS?OpxXCQzU0tFzl@F~M%3lwo6ZJSQ3cPG!0ahyiyQt81K34D8}`Dn_X
zvivGg@F&q*oy^D8XTGd$IiXrOTX#q#%u%GX)`*7ls7_13QeC$XR-|Pd2C&nYe_Nq}
zk4T{N>y*u1c<eM5M5j#Y{ILRKN}qZUn+kf#)RJtKnxv$?3-+e`{^Z6g?FvdKaZK8S
zX@KGoWFK08-9yZrY&!#<5qoMR7QSY~QKhN}7;yftq+KB+)-{D8`Rv|<h=HOmEaIxk
zS<1M6SZOxfPzZc((Ib>ERQ|$VUS2y*S_=#C!?c(%7UZ*3z#bji+!C1h7kTR182(}N
zP9Qh=c3jI2hyIlGA;#K7{(?zV%%p@Sta{00q#rsz%9P@BdE^fBoz8zmhJu!*{m7kI
zc5Zi^fX@X$T;}14lEx)y5)>Yf4;+=wriE7Ax~$KCb}`FllyC9MLTiQ2at|aUMp4*=
z^vI(#h$+sRW4kC_`PaIZga!Z}1GlacvDcl&tFh|Ho`#X-|BdS1#7j|`jRl3q&PdHP
z09!16=Rea3id$TF^OIw=6=e=yPggRUHRT+DZh`yS^F8Df-NJ!5DPTIBHZvx8BD&rL
zb;~5$5$}5TNLOln7Er2HLGh;Aq~h%9!i`0aAO$hyJzDG?VG{~|()fJd5%DfXFFqoN
zNW&2lRX&cPzihURiS{T%!XjbHt{y>aabaZQ&t$1PK1z=bdsqoSB(YyA8DCU8XHYY#
z?TVeGk`aNbf+?0kw1<OR(PI@^<zgXf@va3W$AKHwhsr|*ULch~B$?|cbrzFK=sBNz
z>;BW<QsrWxyhdZ5f1$_r5XeR)(<i2d`_0CGjz2qeGAgRY_$9IOm@2&&3IK0eYO)<d
z{|DY;DmY9*r)j%?NW^A}k1Q_9Gx!g$<)!v7uVrYs|BlU9pKg9W*-^%n(wAQ@6Qz$T
zB)|_E9wF%m&s&k~Imq<%2M!GE=$khcCz8L#@ozAq!18y_KhD1?=Nt7w6fYkpY3fl5
zgz?STRP`=vN*T=pn?jkB(z^xD=5yf+ROZVrE|Huey?D03OY4&3N$bi<L>l(>4M)Eh
z7aJu|dom=2@*O#$m_@dXpP<*u_*GX%Z?(<R;HFLbJnqlSc%SFF?KIFbGt#;8JMAQX
z;TNDM*&%>{n}{AOg5tN5`3`K;;Ujw;Ck?KR`9u4};7?16@zU&%9j2b8wEzJ6#YiNH
zVS=c)YJz!p9>-ful6+R`zEKmT4-qe}F`=;{zv}>M20ISMy#wqNs@i1)@JMknN6SL@
z;vXPdJ^u#=9z!kg(fkg))Fy(DMdkwvxHL6CS-ZOZzuXrpz)$W#f8U&U7ZLwUb-xSL
zPwtD6j$(96sH#RhXC@6iY!r0+lA6)4c#alOnS)IAKsYRriYVkjS>xIGL&Tu?F*N{c
zWfG0DL@P9aga+TqWX~WLMX!Op<VM~38_*vaY_{H9%|4RRN$44N-w7A(Am$yQz6!X<
zVF(#0&BQA|%?{?pA2z$H#L;S4Ev`d`VLv64kW51P;etXVST3QnGZ#o_5$F;oGV@GI
zh2ez7aZL$}?t_g+560C4CuhTnM!_o2N1-$cncLd{{26K{AT9Es!9W~$O(0lN@+pzL
zy#%8_com|xd-cH|pTL*P(b+4b99+q4R$4t$rLQ{o#xCPr2RK6J@@~eE93qm6ch5yY
zhf)w0uJyHJ3yb3eN`+5miig$04bZBE%HxO?6G<ln2(?QnGRS;^k=z+<ihap}$Oqn$
zM#T+Yt1HrVWtqIV^~FK1M!aI3q&{D@|J0>aW)2Dl=%$3(VNxrcv8G2ZGGiRvEm{&5
z@>+tXc#P6PWeN$C!65AT*9uo7>r$Q#ZgwH*iqe9n`B>~FdJh;rg^pkGyMsmoN0{?A
z@)#obU7~9~$l6b0_6QlZF>V!x1YY-^8noP?Z%UXd%kV!aR%!)kbJ|U2RN|`V3ZaeO
z4Uw|bD8g!~p*<;B)+YXj%f&$CY99QdtKJyiuLPF!`;OA9aob|Gb)K1z<%6~8U^G4%
zCb@je6O3qq<)`8)yE7LJRHTlrS>=wTw%o!p*Bs27V&lucXsNdcyH|NtYpzS>^-t|!
z$dxK~mgm8CUD<`OA<%du5*Qq$q_;a+c@Ri&JvI#Rop1w@bT*CIyk+P7H|D$m2h$d)
z0%qxmVA^^o0@);+<s(i09Pp{5N;PiZe)6rN4eehRR>E!T75-eCqDQ3YZKo4w31%%W
zaZ&kLKY?9y>zT4Ql$OFNL<jpE7Dl!${{WsixXMh<=mvw!MdHX7_J{td8M4g3lRvkg
z7k9dFtZ;e<jN@2>1KTSeA?`y*6_+fdA(<596R<1IlQ*-hW@=)FREnwv5lu4Te@gm9
zM{(x_6s$Mh`QkKxx+BVANo2m%3x^9VV&kY_l~^H4>HU~Zc_#nyMK5lA-<gP5!D}8n
z8UP9`MGOm@oKf_cP2ON#=&X}Mn_WdEy99R9wz-+xa+L2^E(i><EtCFOVAoYwvrKYh
z@ILScY}zdubT8K79vj~~Wm=4zg#UrWk~3^%3e)W<<YEa;lkYSB<Hz@@$Y^DPw78Ot
zM8aev)8M**fpMS@-HQyR3Lw|P)%1ua+bo6?T8dK!k$sJhomM@8ad!aTp{6R42SB9(
z(ffx=V=li`l7W2bn<84wOxP3;I91@2N^?7b!VAhs3C1RbH)8yPyZQhOwS|RA`hDS8
zdp}SWg&INPRP(R|JHYZ78dr<Fg)%hV&o7iFXpnH6iAtpasP&!~0XSB+T|;ZCzeo@0
zSTl<Lw80`z0ETpqAuFHu2=!ad3kl~6tKTP`W>54lohB#^K&SCueyalw4$y)&)L$eH
z{}KP(AomcJ+J~grqgI!*j9*1j2&Cj_3T855N$RV~9@(!&@JIW{q|%@>QOWuUuB5q*
z1%*sdc;1en$S9{&2Sw$ZYDn7LHp+Kf(9~Uo5KW2X7+V09seSxzUVw%|*?v?>`gNj~
z^OWK8Mnj9T=nyB%D6K_UJk(L^Qn|>nKtY4$4o-dkiB_mMt8iGO8rgzPOow0P!6>1p
zxHir+({BLfxVKwIT->^dch+deq9l+b^yu!+ze%*QR|EaY%0&m7vgp27HaZg5iWa5p
z2i)p_CF-WitrQWK|D+nzbd=8NwIOs-JuKmq8n2GGt&s<lIaysx)RdOgq_6h1>dIwJ
zag5`ciW1`=v(ZTStAug+<#1sL>5@&RSsd%$lXUhy;UA4{nE)(J?BXYurT~Em3L>m+
zXDTnUERP^(mo~Vsu^tl5!+8}m`OA-K5Wi0>jWTB9wLZ9w80_^BX}bNJK5=46xHQtG
z<+^@0wx+pNUaeOJ3pn;%y-=xJ^jBnZmF_V$16$ln<j0hDKilSYXgeG?7`B)TE*b8p
z<dTzg`5t}O30#b7#B{$bxgrkwV6nZiaYau`+t;U83OtW0Z)o^hm&tx8lTm9-;>xbX
zqF#v^N-$9(Qf6>=sKlR*6gpFomK~|#ya~jNU&PWX?N5;jMM73uTzswdDGctPTXaCb
zq2I>yQ_COEXt;WU5QhNYd8(8wef56W`DO_KxUQ|XtAIJ&s+4~#>y@dx;Z-NxF{;&E
zI5<=%46&eHAau{*tbHvlNb@u{MvvT7ctQJ~N-Ur`$o%_7LaQvlwU!z>9Ak8nd4?K+
z@%6NzPHe+buYtZNQn`1INC<nBDi6*zfS8w3rARbaR&0MyR>l%+&3Gq=%K!HZB!X{2
z(~yc=MKv5Inp;h@YzO%oj7UWV*y`)P)1$JW^^25v77sNui_};?mL2dX+(tK3jCWh~
zC<T3&Lq==N3EZJ9vBgcU<nbT0%|O#CN5+;rZ$&%g`IY8l+Us{bJ|ufMWRWkUtal_V
zqc*fv&TBYoElz7A*`Ao+`;+_a2v|ziMzC8m!h<8{mm`1GXTxq~rCrP?kDt)%srdjN
zYSd6}e0gsl&*9{|4^`5O{0D90aNvRTXY-~vh=Lqmb0txo6?90PbLgTDX_g5S$Q1uE
zy(w+uWnT7?h{HPYIa0_@6vD(XoVvg4>pk4nqGke9vrtjdlf_0mTvP-jPLe%skO*LA
zfUSQqg`K-aHngZ~2=f_k@P7+?Fco1gR-~0lq7Y<6HJxK$pIBvGaKL6A>%wm5m}Pf?
z4Q=_pM$1~cB9jCuKOs^j%4*W-_}1dn-MVBkMsW8+o2oHpFPWuTl*_s<cB@GejL4nx
zy*p(e#gRW}`!0;^`9!<s#XxdcTkejzrz@o59y-sltsB*#zM{fdoA;nQ;v3ieoqUK9
z^|_w8H07yC#f|wbV#CC$VxM)A(NR6Iyv}Tm4HF9-YE-_6Loom1BchZ5fo31(`8LLk
zs+jmnAiur^mX2mgGP;v2M3MCAUIA#lWNbfz$x5|;{z7bPO&4wawX$Im+t&bNk5_J0
zMcq&_4HhM4Di!41vY+Kj?_Kz)VkGK}&;}gX)@>$GIUvV@B)sH={sneS3M_C;z(UmL
zJt=RpNyVD6w3S>}jeWrIm0uJBSP@{-??6|H*h-Y9&hR|ig|UM&%toK+ZUFn~6yZKb
zUQAN9_~g<mfBL)%Cu}{~EOyF5e)wTGbv?RY{E!a*sO|gS+0?<zY%VPMMHgMfarVJs
zXg4e3w>UqQNbni$IKw_ohtK~IaWw4*8XHE1esr$mu>OB>IGrsOT6T()LUvhN`Ux9}
zx8M<Ku960GW4`WcIXmV&zk+?LTv{Bt^0hvyg1xnebR$+}Ad8e%i*p7xXHmYm^0!WB
zx;~|y)Iv)IP*Qj!k=u$aK3AY6eid1?xFGrEncz!QMOC|je!lF(4No2A6`K^UlcBD8
zAcCq498R0@=<=wgJNP#ARR>tfxzpK;veZl|!OLbz#!5|$x~8d89>;WLKXt%GE43+i
zrz5)?m->qZKEAX`^v=n8Ye#b1vsNoqaNq)tcX)J9W0ve(gDeyB8x-J7%O*eFe022r
zYR5%kxY;Q&XnO6{t5CLr8AdnshWs#N$tv9}UIQU6y8mI~I2|5?Qtt@2-`g%p+01I2
z$eV`&kT^yELE<!9gLFH_p80VV^lQ#M{rJw{gfo2^HILdN|I7sQ(TSiq>R2X74ZcVX
zwwQ3_0~Xl7Ws9Z=+Yx!b58_^thW-s@a%&!e1G3<Z@ZA6_g>zlit0qEFX)&J13b?Fl
zI$rJZP?zluRKgh_K+kbFbDV`jq3*wTFlrB4`tsIMN4oej0b=m#-*u+BQoiac;WRbT
zW31q_B9E6fTv4Nhr~DOh{XE9GaKgf(F0e24)$K|sog=lVqAJ#LYzDaE>$veQII0W3
z^Hjl4#s!??MP*h4f9}%GCIorBC%{o!4Ut5)4Kl89W&*sfaPk72u5kQuWw9aF-Ctd!
zc_a~LxgjcoR7YISr+3T0c1RrUEHVk=<#I!m4XBI&xq6&o<^$>hU5NeZXy*~mS4J%a
zA^4^f0|6-z-u_#?NJt1G{>+{Y8`T7;1n`ka2m;A!#A*@4B;LL2a;<`m<J%)=z=Tk<
zzF$7a^m2ri5QOfnOS(GU<vXtKB*r4QU}cMI_*weZDNhq2DAQXXIMzvGvj{9RQr-wG
zGwUF_E}Lui_2$l2>(2wzdfIhko7wKWb<)dSRgfsl3ChlT(_HI)IfoP?p4>Zl9x^p%
zU{-GFp<cZ6C)Kr77)M4S$mRS7m9<~_?sSt$6eeyaEqM$-3MoPlf~ur_bcbBa2EWrx
z?0qrVLJoyqC%dKMNoGpxBVa!gR$f|n_}!g#f7-$bfb(GAul25S{fKeq*8WOxJb_aO
zw-;60g>~#+g#2xfA0m6!R+IbI`?a9SVb47wS1aV%lOOxo=N1j)ww_L2>h64GEYDf&
zoFi@nH`JSw^~fFqZP1DF#~kN!I9z5MS+$K&A&;1%j|WcQU}#y*<4{F$!geGb=>Q**
zjbY4Ld8DxcH&~Ve{h=Ichwk2X{%@Uz&;pE@)n>;ZG7Q);)dz@QV{#~_b?QUvLseJn
zHAxhfjI{xDn}ON2;frBoc*@J5pV&@95kuHZ;D>;(Z%7bA*>=QnX{{wOC;-47JzN3n
zowEF?r4!i=0D7lB-^FV!QCAE=ad9r0$_J;T6l|ebGF%BnN9{+SS>kk}qs;G_STg*&
z0Y=bOWkgH)*+@(`9c8qQQPme$Aud1xow`tp*C6Ts%&>Xrh>x~O#iCmci_bDTb>fTQ
zC6umJSq1riYSp{^LlNBm5Y}LLdoG-{;$PzbGI=biT3i3k<jGzFFnQ2yu#4KhfVO6z
z1jInjL?9>s8BClmggkylDDagM%HG^7z=?4_8tvQ7mx-?y>a82l++0L)&(@5`G9rU*
z$Uh9GF6|er=^6_k=&wT)iGL}?zO>;=kcdkWiOlbkF+XUk9mEv2CLsO_v=YD!G4Dsh
zEPj;J1^v|{7RFVyH-RM-zrMPd>0ubX9c~^I?1B*sbd;D`oPx*FnmN?dMCW^V0n<k7
z5(VBap3^X8_bmiA6HOIx?(TP#na5%7w%L+ke>}>shKK^W!zU*4m1CH{yw9C^q;s_o
zvnZZ&{UNM;tZK$im%&&8WFdq2nASe@QkGw5SvI}kSlC*&i)ZAsSvGkq)<weFLf_H~
z`pgYc7H%9RmT%;vp<5Uze)*aLtm^=of626^mhdkoPn!Mg|Aom@J&va|P@wm}fjl3X
zqoH&EZyb-%Hw<@P`m~v+q|<BDQ>2ljU9`;~b+zQNFj!vu*(6s4IKYaAu6AmE#AVd#
z2&RF1;B82z|AO^26kV4W20E38jN}XkUsAAT5<+LiTh)LgSqVs}L7|Piq;2Y?`O98j
z-W4i2$8qMqsZSfO?48bVRT%D1Cm)(??f0SZf>D0>wbiW<S*hs=?h<XI(Q)D~TNU06
zQs|b4fl+O=J>oKc<N1LbyFs+!8X9>-fNr`xF!z4>?!^g0dWEyp?WW3q7_7Ds8W4RU
z`O|*nZB2H?rIgK68Fh6Q`*@+u5Y}nhA8w1O_6aXg7Tv3vF@0_&kam=X#H1`!N3Fex
zlKewWNc_pZ7O*I^Y$~^UfiHD!bJeDAC*L??o@|W}KQMeNRkU|F*MMuzCOlViA4lo^
z&YGgp`NoC+9W|4BWTDET5F6J3wV=FM&Oj8r6o`3OIKWKIZ~Tl7@-_)GyL+6;1to<Z
zB^LL$j184wFrz-DNg5x70s%&reeh5cp^xlwG-tiYd=L}aud^0_&50~66^WXkgPC(A
z^vMKF7pb$pCF<%{S{1c8?-su06Qrqhe50+@Kc<(=^OuK4cyN#gS1Yzx?(djR-6Nt9
zlBZIpPVb#!tL$OJFH<y6!zhB*K9n+qQw8LYTIwHM-5<J0@EY;A?QntSRG_pi2(DuJ
z$T2$!m12hzLFMKf_jn)*RYu&82O>O=gUxk&zuY#;lq&2Q%ZG>ZUVGu;!(UJ{wZg;#
z3pl3BORHXROm`QinC<$m1X=m*M98nyp@qmtkLQDz+Qgi;t}`_%XQ58V)f_>u!K{s5
zEgR_X6##&r_(~tdMRB&T2V|jL<{l>-iVwzD7Oysu`f&DSS3DlWo19wh4l^-CF&+5v
z1%!0wn(GH#4e^u1TyuSwg|WX520)gfh0<(q+B2eN$wFDrvaJWqQ^bY1Z5_CKW-1Ze
zfVu!!p9wO#O3FS3cZqMAU9tk|AmKDd6;a>oa)k#~3Jg15A1Y+4yc3X7U<pFAGKj3y
z(-paCU*essHL4;#QYX_B$woW(2<%DKUlB5?u-IER(=?4xF6)M1fDm=6fNqe6VCsk?
z)e`J}(9}ymRF4E9)8zBm)D!zd(y4>p01ZVN4xv;Que5JwXr6kvgpsM=Fd}$03!}Y(
zV$cBbiq<FAd?h8REBo_JU#<#CdF7d2F3&zBaE&*{iotm3#?yx;KZ-<M4M<$8x&mk;
zPP3pv`&G%V)YhZc#4ZM$X3)N+LxcUt>ajkV`jhl4JO5MU+$MvT(gscFjKqiLl^U9V
z7@d~4b1k(@>eRqmo{1J;RckWsqB-vlThzFXI1{)C*?-f3y4YmYA%>(!s`@xmswm~v
z8TW^s8Y+NzZN}EJlGI$M3a!$=kX5b}s(jG4nndsniPcDJ^_vx$Z`GhTpeFHIS2tC1
zlvcw7AA9ylUneXEskT6xH2Tu6){q(U%#fn>nmK2$riYo@Ay?#3B*FY;1gTWl{lpM1
zGpUSnc3{`ohNw9E{@^4KGS0Y%EwwGz1Wq&iNeF^_JTf?{6rhMJ5gFv8pJR{r?l;`9
zkqCqTa{RD#x3*s{8TyhKE`)!J$4(~jJwRvs(VJ{w{4(I7#S*}-KQNedz`8#GF8<!6
z+%{y8sVql&6-+K1b{|YjLOz$2c(LxNPA}uYhfE;`jM&~+xeR2?mXH7J>Eb(x&I?5l
zFa+;}HzyK1a-5TAwrk=8{|$VZfD8bS<D;4btf3y<Pax~Y-L)7bdKHn0|BD!Om`lr5
z@!cTM3X2rFzF9F~u8r{3=C}Fli~wl^l3lOU3YQVjp3ny2sJ$Y=q+-PDixuUlfucZw
z6FW1vgV2qIk8)>wPg|Lu!O!W}0qjjIANL7MKQ~{tUK39D_4Ds8x#$sA@AFOZn{EmG
zCU6-}kzH^S;XkVX5YyX99KY~Y7UtjsaTDmn+i$1DF_R2${v2}s<9m5wGZ>-BIN%il
zixaP;=GAAv$?JhEiVU}9#d{J1D>^f={9@JO<J-?n7d(u|-QW6T%BiTn@p0_>+L7L!
zyvhPr*>0NfyQh!;Idhu-?^6F+M}Qf6pOtg7ozH545qBx}W1sd^d_8GuE+Pu|_)c;&
zyHQ}3>k1Wd4qH`zCK3j0bya!A{I3DErJLNVKVG?2rkS45U$L|bURgCAwHk$e2Mc9O
zJ{SENNeEb>(%A@_P%-I@jnuo+$2Y~Zc+XkAW*$m8FAb_tB|X{BhYzF|OYm3@SHE$@
zcPw<oLX{Fr>Gp35S^6HFnnLFAUc^%Sy$)RpZN%<sG1vjtykV$dWjghfZ;H4$U<nUc
zZ{fJVfmcewPt1C(bYlKCx99EZ8OKO_k4Zap{$&Ab@pr>dYU6v@pO;qqo|pF~eIJj^
z8LPO7?}*LEt`r|lqtWCEVH=X?KN75-ue*Y5%-FYUegE)HA<(`5`+z~jT0hlgAFheh
zx4zn@>~|+OeSryquwfh&IFkSZui`bshnfx-9Wwp3kY}kW-Jd#kCpY&NocIS5d>xZ%
z-gAL;Ph4zzpcBKsn?I@mN7Qv^;lSx)X>DyhdN1KNa&_@Hf3f=yI%uL!xJd=IZwbcc
zR&7X{Wp>R9jZsegBko%_k#+TNF}0;nauAiO#*^*DUSGg~zwEW$wAa2e&=zPeJ<wt6
zc`Rhngo}e3yU(?dyu>wdYi8b~gwWy>{<@0`0f6%5;pLv23vciJ9V6%g@W6u$@<UQ)
zbP6tK6*<^32otoLgU5{Nnj_&yM>0<B^)QF~em34>CU7Qeej%j77b7n0U=44{*O
zLV3F@dipCnCm?)B+Hx@y383>qQ6Rbk;+2zGz-BM+Qi*~PCq8NSV4Ku$*kCFZ0n$@l
z$<adfh<lgG*cs5d3r;mx+w$cpx+jMqH{#OO2S@Z0*Y>50+P@o5Vz0LK%augKJH?4)
zpMObLKkDd~gnG#8mOudg2C;TaeYPr59}L_QFHgDnvjVB4RbGCDsFP(O5JJOt)YI0{
zO3j8IhtRy(@mm>}9_VLsrulP62|BY+rSgD?si|3N<^uBxwlrNYW0_70Ha_*H4jtQ}
zdko~S^7#$QJ!;nH3`aC<AW<cYkk(47rdYS%th3VR*F%pk(yV8I(|#;gX!v&5QDvFk
zt7cz^KPtS{EIxu1Ek3%}Ea*d);%o|trdVo(LH#LV=w=v8^fZ57ZpatlT~ef$UVT(n
zvUDt?VK+AFz7ARy)CZCTpaWV`wK(A`4GFz^)YJxpg{MU56$XtgL&tuN1I)LAa3O97
zkwvcB>w|N3+s$!Pz~6;g_AR{CExaR&+Tm0c1u8y2Goh~e6<Hv_!mE7IC>V+@2mo?K
z&7=u!DG^>*fSYRWb}|{B4dmso3>nrA)dt*J;2By=!^#d77GM=qaNA9WE^_Zut7Ad5
zsq@vM%i9`ms{I%qfKZA#8u+47J``JIM7&4IrhzNBeJN@;q7d{TUX0ZA^Wf{zFD23t
zQ~Xw~qk54F?iN*-EoHas8N=S8SaAr$c2%zVKW(a;`fz^J5Z5qKD%YGlBZ-^mCF;^)
z6}MP#Klch6en(v$?(l7L#9Qgw4(OA@oNrRx(RR###O=e{pFxFgS>&-k&&p74_qExI
zU?8USNF=i>E%8iyvR2sGk2~r>)jrYtYswHVDIDe`CpU_H(<&64zg+HXr&S`9ba99<
z7M&}g!F@bfO@sz3uZWb_$<R=<RlE*8Y5JK%l(knE8EdHDTtdtpp{=Zbz8#OJx~Mj*
z{n|P%|4Y$Qi<}43TXa?ETFFF0e~pUldwkCQ{#9y&$dyr(>38^Vq=gsxPh|~3z2QAq
z7jka1?p>~s_xKWS!33{n4I-T{w<eHg_J8j;h2-~OT@~8?VhTC^4K7P=3mTV@M<52`
z`1GbiGRc+e?lOlA0Sc@Y^v7Y$m1A3Yjwdz8dVClgqb|bc9oi<M9~IQj9gn|YoJle_
z-^m2_*v_gTh>&Itqo7OWF-N~TEg9&Fp-0Yl>dwOb6a60z<b>Y>rfU=R%JF~YJLgqw
zQgsp_+KuRAKmk#D^)7P$i68PGqFu2QnZ*(khRO{Cd+T}kXTym{gG7VpkP<>f6M409
z;gMHZa3CD+)A_|kgXE}~>SyF!2z>fO0+*CBB&T%f+pn2O;**`c{OAD|Ta0$FHZT4s
zS*Az`uxQWHEE0w8_4PiB=mi1JU&Tmx4B-+x{3$Olmfux2)~c?jn0}9(F9m=kK3>Fb
zJ%67AK!0F`!QL5Tn>wW*7`P1cYk)rb%{M98cSt<_Tv<a^?F|*hx*^|1C_MeL$K~$d
z1%LK_Nb}R3^{evJ$%0kLM{Pa-Ik99SBg#u{M5_39d%r6`WaJ<wkpWT+ECa#<4^mQK
z*R7gh>mKClhrKJiX<<<%LymIQ^b4NJ2ouhpKVAZTJgJ4n>VSHjA#ux=f+N~LhXQz?
zko6EvYi60_t5(mjLfo`e7E^hRDK2%Vy~^r_F%X{<AsJe=V!251Y26y>@W_QE(r61U
zzW6?F1nu_TGQLAZ5*=x)B_EkE;!C8TijiB{SrJ9e_0IBON2QQ;5vcU+dwy~z#pty^
zF+DO|2BD`Q$EATmjKp&3a>z_2(bt=aSbN=K=UYK%0Hmxg8>gi=Kwv6EoT4S<+t?2L
z{x(z9_3xoKBv(Y=>sz3Uds4e@Xk=25yQ}^U=q5$55*1#qOE*H}`$`a`c9Js<$Cy-i
z=Sdh*-C|UJHiuZ@(xa0<w%68KIAbxa0@v@6+6EiqGakHC#8e51%Q!+xsvKX-(#Xm^
z+qopbbqYHUm7<u*<Yua7p4P9W@+-ohgzKeBuk26}*7ayr$&n)<BOsx7>dFm(G%iWz
z#R_SKeV|Rhak^#lXhUA8=pCf#BbUgC*2yQ4*!nHnVlP{z5fwa{1o0{h;N?<a?B8?j
zZ=II=xq%p?tQ0}5pc1Ojf{BE)1<Yd)&pC^YxK8IbB^HUNI!pS^nWdNc_EM~2kyw#Q
zST>&+TAZM4)&$=xHEO$f$9&LRy3%r5sYP93HmXk9<ZAQOE-a2Lj1AyI=I?~Vep9ih
z8iPPxeP|8iGV!($zH?wyeQZG4*~9F<9CpK}09v(DG<~4YN|`?rme1nRqPkVAzpn4n
zxA%FRV7Bp$JOv3#Pzj>smZsb%4>Ww-qXp%DtT7=|KBo=hOkUH5af?viA|IqSw_rYJ
zC3qi+P+pU5!7ib^=Rulz7PSW{p*-)XS@2g`2a{H+aVAu~S@c4oY;Jx(f=Wg%ACjd6
zUqyHC(Mb-3pruqJSI?p}y*P{!DX%_M(<nk+N@`b(oNv!ite6N>PVSiuQr@(^><<^D
zN}%b|OTHV9kGCyQb$vgJF0p_qx)VyMM`bk>DrZ*F7NM##sSQ!qnZPL%r>c^6DnQL~
z?hRH>rs_kLnVa^*PhMNI`wi#-7xZTbCMm(;H5Ds#U$?=ecYmunlc|W<%+U6BSJb9d
ziBfgEra+evX2SmK1$dtklNNYUeXrc38EJA~h-%pzpnNzr?!qz`nWoK>+RxT&Lpd}e
zQ?T@}i!SBRsLY($^19hfH|618NmKm>7PyVWutc-D5ETbQGrjcft+LBLs|M{qch#ff
zFoa0o4=G1?p|*26(+&;Fq@?-Tlc%onGaTYs*yvYyrQcTHT9VN$KP&U=!xXM6M#iKG
zm%J!OCZq{>w<|?Pq)B&oB`1UvG!KW-RJNP>xahE}(1HU_YvT_;5~d0_%e)n0#*r3c
zUyqJ6xgS<81|Es7?TYpzsYk8(v&Am`VocTHxgkhJN9-iO%7G#y#ESFT$1*kyX{I~n
z1GDv`5+AAn(skkToFkb8faea6N|q+iZ0z#V?h2EqWG>-Ko;|2Av*}We_e&Hldo-;e
zyOJ?Vbh{SqK09aCabL0|M#ZmRF*X9ITj!r~>(--^Fo@X=qsz2=ly4TIqA>h)xmUI>
zRJDHVN@hq6w5Y)%5Opp<6?Gm`Mw$v%j-N!A5n{)YPO#a+BCzab+PAiKAux!FOAEAM
zPu>HxYt5egw|V|#<AajXp^U#x+a{-30fvG!6{_shg=z)3*mR*%Plf$sY!+#zTjlDQ
zJ7v0m*)=Xrxca}%ON?PIPDQR?(X6Cj(e0~0-U<XVM=q^~64fIc>_yQk$cn)LFf%3i
zoX$}Rh@5Sqs;J7>qHy0q6h2jXE$vHogwYm{a;V+u`x1wXL~7mKM?6l0NZo9V5=l@5
z{ff)o5^d|8h}kWGqg@HI(jsqiW3m}Sv>OXh2>=)80)TDBSRX?b$NOZ&ptj+p>+h8<
zobi+IZUA;#{N+i-Aidh98vJAf0kD5LJHg++nBFUYk?ST(cDhmi($5j3e9?uvmJM0L
z+qIZU*$fy$lrlR5+Ad#~(5FMDJ{^MbS&OKOJyZ!UpthT-d{iEW5cXpsDny26eCf--
z<{JW(TaHF7Z1(_!lQ5N}*?tLOR!kc4YF8H^A^K!40ft`N2Yi_c{}~I5fXj*pm1-tp
z38p8NlcQO(@m|TVrM(iLg&ID<K%v6E+U->FR-$|c^Z&)@Rx=YaSZSt~6s;ag<3}ZK
zpB`Mq{~RPB(S~IT=6yaBtzc_|5|A;Mo}T5didNfzav=b3qkRtRU#^kuLL~)Q)THrN
znKX+dl^CAWquiH)p&1=8?8WKN=GTt@>G=Qjcrgp7B>msT00wvi1dnLr&_6MRCi6Ed
zj>hP|fZmETf01PWo3xkq02BPJ$#!_;uO9sG%>El}Z`QZUJtDc>><lHgYIk_&S!+C1
z(VZF-Y(4%KC?$oWJobjm(y6U1&r5KM)+_*=iarkfG5m$CtMzhOh8zTm%_YntK${e;
zOEqB<R~2CzR*k6=r=kEU4axBH_D=b7g5ifcyRmrnt!vASjOSbBl#He3KIo`i{(thc
z>7TSNV<Y&CCsl9s<hwg%Z{XxR;SfN$2@R1OQvp1L+zp-F;8~vY8HzuR0QSjXNCo7T
zqWzU7Af?YdJj<Jn%P;Sh_5GVZOZ~g{as(U(@Uj2)jB8idB6q!N+GnED1Jvs?f{yk8
zfnqrfIc5WpV;dI!#Hk5@uHdrtTxkPxKmT;COI1~{F#sR{|4IeG<*!H<d};>$bhNT;
zm+JC_Oo*9}{%7uY{2$z-`vPz`)~6RgE5#_W(YG?M{~XNWr?dYfRsW-*XMjU76lo79
zaJlO|%PH|!x%L;N)sOxi_r`!;e@ba2z!LC)*r!Vc#D4wX*vA7H!*%5z^#5N&&J2sX
z7J>g2zW<so{u9LsQ7lCO1$3=b(m(V6|Ccmw&8W1y`eQ&At)Y1%%&m);19qk8Q&%ia
z`}$~)jr;nPJ+>%SRNExIP8j?qv3z%!A0nSX5Y6gJZh@R@B(vOUL#v(pX~pN6K2r;t
zg+a6`N>$yZ({S$w@wL_B(bwm|OxN0nH0xgyb-Y`W>45u(pWpr)z;0ga$0Z=mW+Hzb
z{}~>7e;tqTUrFwTuWu#y>66d0U6h|{)IID>9;n{H{dYnW0|eI^8X)zO&6=x+|4WAX
z0BS@2Iqh_RM%8EK;rfkO$)A(pf9_EY?&e_K|N0+!KlAh`e^fjR|4(e0`5;YwN)-wq
z2mwO>PtN}{lrsx}{lENUf74?C{N@rT;{QBpaIaA^xDI|Q<3H0Nz@FnAGa(j$bnG)b
z#x@Y4(P{?7?%yE)x8n}>OLjPav+-{uWRPT~&Hrj|^PEc85uxErOQ;mAelY{S&;|dQ
zYl@!lfCg_<|Jrd&a|eTMiSp;hy9Uwu%|{np)H$XW(04V#hnA7$Sc))+!l~QlqTKyU
zA*$o&$gs#{>f}HZz#)MR0Kqi5kF5nHy!4~5E;#N;oN~`?v%NDK4z>Y}d%o~zrybGC
z*l?s*b%$yIzY!`4IrhgNNB}>3h6dFhe07Hmt2HCzDo^em(U7LlWj+fxW64;4QOeP*
zz}EmC^8rlE8bW`QOjqn1T}?mFeq(zi=1fUB`R|_dn8X25c`nPf@@bHYuT-)bhzmcI
z8@kgQGYM{7GR0$1-a!Ax$MGzf)l>+;y{dT$fLY?RZJ9?j{j&qn!xCW@{=8%S`_EbV
zQ>y{5?n|sZh6Thzx#TsaQUX$d(8f>wKkVIQY~0Y>DEKsKnueLFNgA9mGeg77)G#wM
zGc%{52{SV@Gd9f3OgsI*ckf<lrPY4ePkUc!WLZb{$R7C|kNuqI_pt7gth7^z;MiU%
z4DsriS9E9(fd)+x;Z9#;h#Jsf{9pITy8m2&F#ov#nP_#w4gaejo$Ugp64UVzr*Kyu
zF`psJJv>J9B5S=`*UaDQU6$ocbSkhE8iLp-)9;Q+f#2SDwE`MVuEUs3!K)vX@zcpq
z?q<FuSD-S8%sZKmhDb;ceBx&!6s?%q+?+q|ZaZF4ZL%Y@=tiuNd4-pfBugHn76&&X
z*)ekC%4`sj74_Zj>3e<{|K;Mr&+d@#mn!VIzN5#^dhC)8p4%&4`c!#NA~4xR@Ge+6
zN6dPkjJwI0Mf*kiM!B%+zfn;wlyB$HS4J})58yIo_5EcAah6Z6K55=&uAI7Ob{(r~
zOsaR)XZr%9OXdA^_^0b>=lSFM;ho2MZj<I>lN>Q7>rAh+-Rp^7ck+UuZtZog=*<0r
zc`RLhm;5HcXD=w>Z!Lghgl!WIkv#u{Jq@l<k$JFy!uJo|6mtY2s0c)oE=xo}(+suD
zWu=K-T|q1b_f)m3_(~{>OvEcyGVbn^Yo-*`?%Yye{#e49EBi5i)VG!6=j(1G_*YV5
zb?#F$F)MvKE_2nd9r<cgGw3BG;9hr?seDQj@q?|k=%9bHE`bD-S*&+*GX@Lv7(a6!
zL|jY@lz`j;f^R|=CF!C-cuBgRV%Gaw*!<+V&nO(Hn1f)t?&9fy9>vGel~Lm;iQF?u
z`cnMmi*8WEOm%PZz?CXu*k@M+N@6Y!!`x||1A`X%Attj5Wvo`J1BxerZIe{6!jRjQ
zDf73me8_wL?zW5m7d_qQdc1Qetms+Mh)hjbC*0SQ;VtYnylr&eq9n%{%Ak3BDS`4v
z9K|El)zn!&j8&IP?vo<pYX6)H-I6XQZf42gJJ~S?dGAszRPpA*PeXS*<`0$mo&#$j
z4Gyb{xj|hUWM)2RI)BBhA!ihlwSL9}bd#-%X+A8W(2JY$z$0P<cJv2i%vmF#d{$D%
zhaXIh)Z@}t7WP>GWIZyDhaENV+_cv6@<C4%75~fbQE9X(3Sv?;Lv)GrX*F<Uv2%;T
zE&nvOBE$1d$f-fPmbY*f{!qXYCyDu8k2|&kpT1?}LuACcvVheoL2TF>3k;WZP2Am_
zR0wQAPLK%xx1s?7A6^7UyqbZEmN-7KDGb8xf=<|=xMPyF!wR8S23IsDAyKDY>WP6;
z;8G(=|KsN1{Kr<cX46<bao`_(>B2)yz0|y!7GB|pGI*aET-cEZD#d68E4kmC3Z_|;
z0cbRs3ScbgODA3UF{M=S1a*}Il#V}uf|QuHjp2HF767!K$yS&eNE>BQRQgN|X*7mh
zw!dS2J)fCca9P`1YXj@|ZD;P#uWdCqSVaA@$31%PIV-w-_^NYrB?-xMBOwxVuTlK=
zx3Tn}iOl|QA#>k1Bo0KIu}CowHxUO%p0O>zNQ|4sMSP58ob7mK-cJ>(YYLl(_X2dv
zg@Vlp@K~MtOtY=93&mA>bb$t~@IoeT@mh@ICyGFqtu~pyer4{a*}eKdQX#_YWbYfr
zJ{%{~A-%utY2&nX@E!|K+6`HJI8L+hQCpJle9mGbRbgb|I}$8@Pk8>wrMP&Zp>yWO
zLwt$#@^**eNn}+F580qR(Uq!tNf1>w8ZA-VTAwf%s}n+Tp3i`bCoo<N2;*#1EY)}~
z)ZVTa4eGeG&hIsI3=*<ANY|E$HvC-jGTa|>&E0l0xJS{VM6T(TzdTzLj#9pgev{p<
zN3N=jEc8?o*}KV~4VodXQ;J^dhA1O;^+2z_Pq!*(FESqwlluixdUJ}QKT{gx;C%KT
zh}%jL`a|SrA?D_IuB4}AK&1jv6MR<kh}Ew^r*DxbMp2f`&%AD2p0^km0iy9^ShNP{
z3X7DdNFJpTR$)PHYArKCG(9Eio6d*T3vXqT)y2i0e~8~**x1-Am(a+2Zw6#*i5XRd
zJP71%cc_frklm1Aj&=#qF%h-@Ai*~)#B%rFr|0H$%IrJIOY$iMIMxpuU6KbfE~b}U
z*{g-OXLgGD_>bqcin>0Jewx<<`w-y>S1s@x+hq8v@%bk5U=RJL=!!5?<_v8`0hYBz
z9BZYq=&zlhx04q>-f`mSCtxJ3y6tek$DjLNx{s<0=eUzoemUZ0`E=2;i=sJwC%x22
zDo2cBFrulcWvdAP=z@rx%*GHFq1zkG&wE6*$jN(BaXn*`XDGzSr_J%u@siRCyHA-I
zAZC=E-E)k`Llo^G)P_j0ro2ucZs`dPO<P|Q$6*z302>4A5)%S_>}GJB#IakzP?TQI
z9!-zPWtZsmaX07XpVwLH#<@<nq+%6v<Q#`7BwoFzA`mmYmWCo`v;W-o`qQ~`wSz&@
zgU93ne2>*WG#0cPkyP$=K3dT0#d;O5-&Y|W{Gx3~2n1n?7U(c-UMf`E<zrL<5)}$B
zDiETECtEw$lx-S+H~)5i^61GK7OMP&3m<`)$<FU_36N)W<Kh;$2%JTvB@eJ;<!&1e
zey1$NQHMa?PQGc2Z0+}wgc42%)tg0X0Qy%kEuzrP&`}+vlS<QsLc*BNa9W!8dnICc
zSrEX{)KiBiu_=hn$Fs>lW;ToE1}Bf%?Hm*VX#PB|Cq%IEK-(sKE%|ERr9BCnm85&H
zq#m&h?UK*D2Cq+_?xgZ8YbqMUmm<LYEy{7s{XGKC3_%Y){k*TRbG6EA_yNw)d0uWi
zWLF#@2>le)nW~!mm67{|awbv^{PeTcMTJt}%P&WRZWOaXl&es8iwOID(pi!mVG_Zx
zLA|;S_eRHX3DQyT88|M|imL^!xr-r|0mB=w^so*26{guqz0x9Om1l^FB>lH963qHZ
z%WTf-Tdy$L%j*g82l|N=8G=_2qvT0;0Y6~yj5S~he`K!a&0-3ZWd6p$n*lU7wp1$-
z=cz8YrBG!E){A74M$392^S3kzW9ofBLh?({9CN0047Cjn=;J*7J5N+>BibY!$d>xN
zyU@u$DOVyeL(})P%z$!79LOe98l(tO&nU%I8WKtaJdXP|!45xe*@1=ITz6j|Um$=}
z<d;@g<TVsD-U|=V_GLEhH~VdTA!4>Q{&!B|Tdx@$^rCtEk<JsH3%m5fb>N8Gk996P
z6Nrk!XV-w_?(;Xhc7<_iq092GK;%Eyopmo#Ogl^)E-HV_L_7!IqZKR;+3c|^y?m?F
z8ka5}*Q4xRcJJTT9i;8^_;~;PzF{NibPEu!{CHj&xtiElE1<x3qj&Qdwu&asFgtO2
z(O)z3sam>3tk>=~Z6oGAC2*9rb%8F7bt~3suN(|<-2^AzQ8<=`AeP-mM=2*;P@vD{
zS0C2G53T6=q6+`(ip+d^tJDt(uUx<nNuD;P%|zVmZaeE2c`F`~L)Prki;ahgNkH88
zd{AimfW2N(M+EE)DlP2{#(Tt=QYdFyHd#*lWTC(E@vg4k_Mh9dJaC5hX4gk1_USe*
zqcz8u*G99msjA-sbfP)DW@F7JS5w+0Y`oG(%9bx|$uL*UfJT1iB=t)0f>5p5MApKS
zIV~%~AXqWb#80@g`$&5<GL{#{6y9=3GFQ%P<f3njW-RQOtuv8gRkc`;apF>S5xO?U
zFEIn%@oNE-F4ITV3E9^y7KX?xZWPv~_OtmRt<2YS00Z&q1ygvzM(!m<-2^u`@{YnZ
zTZFM4zJX;b1;2y@k~6hW8O-FSZt<G6>Xim>RSQ{1x20mQItwMRO-HPpncSa@b70bW
zfb$z7+{AjP4*@fXXCjB@ASy`C5l_=U$o7)>@2OgMNX^{<8m`zPg7;s1Cgg{^A7GXG
z<X2dOFc+8s_5_MOWXNrUhR+m=`-Id?)7SUDC4wpxwnqLU7!u=6i~PCD2sCOWQS@;f
zigV7?U#0hWOXuWy7lrS7W`&=`x`nU6ecl~#@e%!PN>mh71r0%}9b?7b5mO~^h_j34
zh`cus0205X7rZ6w#RiJq?AyVQ_H-SbT(ogN0csM9Fb++i<jP?ur&eBa4c@+!fp%t$
z=zuu4nSqnwS8Tp5;Ux4acxHmkY#%lxjM272q|X<p?5=DV4v0)DuhFmMA+oOHdtZwh
z?EZcw_oVn;|J^`p(CepIXfC&9AQ?U;5Q^<u)KonH`<_+IEwZ8y`T-Q8)az$A<!Hzk
zB1C%GriT*AtPq6aOUp0YbEYxri6ma*BW&{NZfqrJ+=<oS&V>tK8Ox2f*0VU!LZczz
zWU<JK$+%};V_FK&XHFOk2%ZQJk(n?rZSYy1ckvZ1Ax)8iZvZtl%(^e0;IZBhv{5wd
z)z;>!Tu+xQ4*cdGH+NHetS))=jx=teJ5EnRq?zc4kab)~n{f({p6ATnh*I<YAj0@1
zB}~;T@%gnZ6x_BGJ<95Is@oJ$gP>riNch-0*vdp-lcHsl&CWt>C!XO4l)nFq1VO4;
zBPo&L50s`k9f*n>ULp4+i_{>!$SHtdB_bDJsF0r(rypl~&B*W%8lqmEw~_9_%a4X1
zSWY;h=kH|JEz3`YIzLvV$6{o6WRmJR!c*?J?Eej;Y^bPMy?|lIPy{%{q%(#wzRZka
zi}SGGrXW0#2eLuucTH2KS^<Z7Q&c4&@ZCWQ)>559^^}z<Ofdd<L*efOnCd=KEie(|
z65ck*tLV?8!5i70^xT!Nr)cBfid_G!j-!o3$>`z5r25Bo)tmPNogYiL877@P#M~50
zW#D4s7TG8JuV<#5c4rlYCkH1{k-zB8=9>_w&!jSak0*!E5QxpZUuL#6qnBo5iBNYI
zu|inG7-@SM7aKE9Hll9J3KbS%;s+2chRde+R@KByy3WRvNa!ln8u<wz59e2Av-2SC
z9k=g|vh$)f&g#{>Q==f)E5K(0DA}ogH9<2NB7@dkY+L}8W*)Mt3ioJuUrcF%TVDAp
z$r-N63UVmPj4-D{pddDZP2qsJuRggA_E6I!Jz=%ySAq;K0ro&38AXc1Y>SSQr*H*N
z<FTflCnr6XFCzj(^X^lk!q&g8I}CqCQ8;jYBXkgmS&F7jY8m)fAy?#UZ9<Pq@H079
z1Xna2Vss*EKnmv2S`*_UR)v1ZG=+`7&`f_0vwSKfB5gd{&(XnT1xo<OOJv#9ep0V2
z;Knz*V*RkV*qD_30?o@>$nNc`T?NagFn;l>_+*#RkK!rjLjHrk^IUMhm$O{2JxcnT
zwjqsvBSiXY0xVKB=sL)5-B0!!Fd)1koY?*v9@Ms36(8Cvv2$W=cYk}iA{VB$PTgKk
zj9W^_4QEz3ckR}V&r^nMuC`bY^&S4s93Ea{#M51@O+HS)pg%a+)dEtEt8IjGv*SUm
zzm1qIg-({_R!cV_@8w~<b_WLkF*AOWZytR*PA6tC1Eu$h@~sF9{Tliu<eMI{^zy0(
zsyjyV!nZ(MCWQr!o)vG#g7WV)f(I5QB>Z~3Ghp`<Ar)4}jbR5v**J1#D=gCzqN#|z
zk5S_Gk<XlD`9vp`NlGi|EF;oZ+^Y*Fm0cDqR+Fu59)ydc9UZb+XIMAq8%1f;D&6a^
zd*H>T{KH;*i|8lr6$vuiyidX|Q5#E@!(BBNKi15dF6I!)9bE&(K#0#pT~SWyqUVl;
zhF6r*E>q^t`UM0lN$dS+APKc5W(8FKMT@2^0zWTiKP0{8$vaBR{#8D$T`5MOV}kv{
z_!jez(i1Hv(2@Q|41}ul<L<TKlr<;(OXJ{Ca`Ek{V1e9)tAkvm^H=#}`Nf9c<DM2J
zb+{~h2*NSX#zUQ(r!;a5^twTaio!iX)ujs31MjiS<;>9?)@824l9Rh?nXj0u^rbx0
zTtjp~DemOlbnR@`PS)fczl?kRZ6fTi^xG}ehf+;m%*<$y;Vg_VZQ%JZZAV@`s4uz2
z=3(#QM~GEiRsy`b*gZMbL+F+?{u^6M#Jxmv%WQZn=4#ftQNMV3{$}gJNl@U0Q$393
z)az^Yy6lv%mhhYET2&j%;s409wN?(ZJE4f#R3Z!@SYxrM48@~f_|m7+kAT%6&}W8X
zuKk96kxjUo_c$sC;j(9q<_Qn4MV-3^*dtplfS1U*HGZ97&WNTnI}A*+ElqE-i6PcN
zIx9~ome;~WSSZmY#^Ejgs(6Q3C&P{o4zNz?VKHjZnFybLayS(US%nS~#Lf*CREDcU
z1mquSQzR}b4|DSoHSTLarfj{CtY>V($yjI(x1Ufc5FJ{nx|&k%RmbA!^iW2U!EU_n
zKN1~Q6u!vC^fn(hHwK+K$nIDQ%Tqn4H0J0BRw@8jSxeaw1}#X_8#Jkql};vtEi~{{
zVAwQQ5wbD&6vN~=6o4-(y~v_|ii@69@~bY967L)8UVxw&r<>xRN728MPBbY!|0ao%
zf()O0l;~GSHSw%ne*Z6D5;<~i;TU+LwMNX@pXFR^iubA&f+V)vLbz2>xV}pPMnYO8
z93A5Oq_%07;0Tuv7AcD+iRFA9ORdNY+OZCoMVPg-bAYFN<E!otexy1u5-0s&i_hN3
zRM1@v9h5%BZ0kpSUs4*JY7uxNr^VT$OB6rkmY|E;7Z-;)5o<L_jwORd2ZXdquIV-h
z(MGO-<m4d6N6lEJAiz6+op&){R=<VXo~JxDzH0!Ok<fIQlE1t6olPjx7CItN>w3oQ
zsbO=;UAJnL{^D%&^mM-!(2-dAOEWyUW9G^y)WInc1ERX5!q4TNFy;0U+fdgiCL*KA
z^7-j5y3p{2s|?wMFh5uXCIcB+02Mvgz&Jr@{L-|%=TCwn18m9*H#P4>%2I^v<I0=P
zI7*)cWQ#sqD=aWG@Q-TA>B=0n$KzY7S8Ip&3sP>fTXNO2(VvRUq384<NzD!q(LSfT
z{kLyoy934OT57kN0DUX?AjyX0r9WHqOD?x(?`K5ZbC}VP#H8)`GiDVS><&zp{Bt|G
z7Xv_zrKXsb8%~eMwZ5}!hCKKtyb25ViOOtqipKR+ZPl}9Gx@%r+4I4RJfkd<pB(Yr
zSU^7p#;#HEJI9;v35}G4OmR#*L!w~26UxqAPpR*#C`C6PtM{Vaa$sLQ-L}+dTRC}i
zFee~}xP!)m{hI!MFis`cz5W4`sG2S?PFj5VdFs`_-jfr&&_iL*08=&J>w9DO5Ub5&
zd};mX%!v4RAZtOlPHO*G3@Pr=`7ll)Rgs@tGdnmuktk(UU!b`Fwk9>+!RCQI3LGXx
zid2@tp2eDN%**%Z6H%rjy}*M78&w#?;9#Db*M(HU)QTNbg+nxuU#69?3TSdpV68dS
z=E51d!PI1$$w4q7SubVQ<Q~7Qb2)-e3PmVW$K9NmT5BC?30OzgceF^*G2Mz`XjRwT
z1UQYEAj`Kx#wj9gfU~0SofSq^O1q|XzHaNKd9`;yac-EXj;$4~m91z)CzxAj91}0!
z{Vv2bJ+{i0k>x_WGr$HO?yQ2#UZUVkdQTAiF>bc`p}@8po%e^q#(UElx!h~|r6VW_
z-yKWtLKWv8G}V7){q4hxKqZ()48Y@lSh`qA`Y3z6ijL@X?k}TIa5!_6u8Zzhl@mRv
zj7)X05tR9p*_0@1&@uk|_h2#C%zkRE)|%;QXO!Jo46Egn2p-AS1k)05Ys3e3aZ`TM
zeJz<hvZ}Oo*j05I{Yt-OTCFFDcZFyj`*wP5_M@NiKqTB!81f!fxgoH4&zs#}-6FPB
z+tFHkitDUD7P{|1O6K~vy$)I|BGCybl4@<5!yt28#DME6XPx6VjNY&>!*Vox1kWo$
z=^ovngnnNSFybo1@j~NHEbABufrs!q@BQXj^A@@bT5+33t$=Xl=6+ZX((Z0@rF6(V
z=HkGxibm*0lg9jY<RH;ypJFFr?t(sec*zt_p6Pe_m|L!DFgE6WTF^5`IYCg1#$8ke
z#f$IOG#z?|qxAdNQwuZ%cfrm<+JI>Ne6_Zfp#6yv4fQG6v4cK)S}!87>1Cx=R?pnk
zz7ceK2j)`|#ED)YFQ630VNXA}xk^(GpCf0vC%1FC(PnvE&$f6PXBk0&EetD2av-}l
zV};zTsG8H!FRU?$J4zu`tGjkyr(0;o!Z_xuvS3LeTb5B*+~xPhR_Qv<EXeg#oM|~2
zsGB*V4iPi}H1MV}6USpUD!8tYrKBZy-J0{TzA!7qKnGaqolHx>in1OJr2ACH5jTFr
z5=FtNjY2zXBSzsCC{PylKYz&SSmJ49`j9a2=|$7aUZ2Q5cvS6zrdyt)$ysT$dDs$F
z8ci>P(hQQUNM4$dmCTK5#T~@cd{JpyXzX(x!f<I4(OtCAF^BNf)Pc2%^x6%!qG+CW
zx9a=LZ2d}{p89v@=!b9e@2Yp@*(M@Y;eu!*UHk<qZRFL^NE1bTWV@H~Tl%(1f&wqW
zT^#V=)W#<d4AK|XvYqN--joo(i^Y9-gSL1ET+telt`T0)trsv*9vE=P@#9hugmdGW
z<(9Lou8JK^$z6YCsDFd;4@o8Zbu?`9J<B+M<pkm34T8^lX#5ntnhBw}|EAnIK))eL
z<h8I;854k^P?6~}*S!T}#c2_BAC+$4)%g_A<Mhl+I0{~aj8E6PP{*eP5Wo7~Ol%hL
zUD&2xLbZUE#D%#hU*O{Cyv#m|T9LS+n;Iuv-nLwXNQEpHLbzW&E?M7KtxG><36c*h
z^(>xuO&W)C?R<A<{X8p@ADluGMxBzR@EZSH{C4nyJrTsn`gBaQ2C=?K>Rs)uDDfSN
zv>^*#i4g`Zd_$%Iw*o|Zbv|3qrFlYyC@^2rh7q3!N;@Q<&-01qwYfQauGd@QlXR(^
z>g{B!THT?7gfPg_AqkPE2fm_nFlx)RPi41S+2Jc4#0n?L)4Klkm349zbkI7!fw82C
zqtsOOUv18$74O~>>L!?|v>Ulq&+&e>AVuZ$EaRp*?nYHs$;bZEU$>MVt&qysI<7(A
zsfC>C6)yl5sY^iPV5s2oXGT;e|L;I&5c9)~Q&FT(DszOkwVlz=a%`Z&0!v4|U=NAo
zdUVW4IPwb_gK=(-Bx52i+nU4pSZ><*n^f3zkwt++|8c<moW?HrU2c8mcQ0G(mT21r
z7-YJjzIuH$f9c9tB0m|?2@!QcdvDwebK%+3ghF#*_)!-^uRuxBCPC?t19h}UNRp~W
zVt{pIni8KzxM!)Zu}f3Z9EW2gP1WkRIMvxijynuy(icX~ij>0kmX0BXqoS2_MRAy5
z!2sH5uIZuH(Qf`;>!AS^4S5kW7b)esfd!`$#bLeyoQmuO<#V_KbPRfPjy_cPs5`&u
zafFi}K_Y}+`3KJa>-24~P9zZa0lYb9den>cSCF2--ABLYA?_y_X-57mtOyJS2e>%e
zJxh0ouo6pm)49_A5nlXNGbuMIE_EV=dpPsQR8d5nmBRl>KQB>l@(7|(6~2I`el*2%
zUDtI}uQHXNDdxsYqqOBX>dWj~!*YX-c0iI>OX}{WVu|5Fnz$cgy7^t;<E!wc37F%;
z;gtS)+(^*M2t}PZ{3_}!jLaW+!J@2L@(r`oUk!hZ)alNN*3n31U+6}Jrz~w32bxKi
z_mwDCIesobHO@g)OPRg0jHX}IDMT)A!%g_R&nT2nGNih}H0l?ie@HDk(hMYrhl#eo
zRL2HN6*v8^-yah)AL0HvAFC1y3ni^*|GL*zYt0t1kB)(X@uxOq-%2Ho@q!(D)KYfs
zz|dABzff0yL@)hP=d%OGDR*-5kWKiX^%I5{I&FG-3qAWi_h$Vq<vHuulzaHJd6|dK
zNY*dFp5EddmFq%>i_!NEmc=yT)AtUd-4QG<;KXVjzWv4Uii|C&@*(L@=<><9+|FIX
z-=;F+;(f%*H(63R2!UfXfs}(3sMxe^V%T-IVSrX0##@&16u0`OXEVe~_HWpM$z&96
zckyt#YIG4-F^X_~k>~k82%~c66wb`;QaaYk&Zdc<Sc-ja*JL6%N_@5rUer!iEcrwk
zs7+7$>?8Fj_0sMbVWHY$rE(IsO*p>x5_0;Dh;Enm-prDK8*s}sGkL_8<j!3bhcd}9
z!M2_2aD4h|7(+33oym`__)(X&EyQ0NENiHIhRuzw_*mN5o-UNwD{>Z1Yj8#=oZY_2
zvWeE5KM*zzAOz}vS;fG}2NF3^{UWFc2<{sY?qbcQ_bJA71|*L%R0uK|elJ!`#F{8T
z2sR$*qnOw$##kJmL@%yauMDVEf0kR4dK;_Dm&_KYG%g$P1c^VPILNZp3?##SVcm>g
zYuWXpM%@CC<XGuJG$}~t;%y-dj6KtDwS9^s^fL5++5CDcRG1_UnCq_SWmuRq@nwH6
zWzImXmjdn8U^B+Q^;1j?=TlFZ^66z7+Z&cmj|=u=O$3%@q{r#UrH}N`l&8UmA*b(q
z#cJ8I;A4b~n3MJOAzl4i^@)hZ`bq$G?o&(m@rH`6!DBi76@?2P041JTV>PZXHRkrh
z_RD1bY!AUZBvxYNJVvmDpOL>U!bzG(x*|OqWmZ$3+$M=9BT+(GGAQZfMEuS!Llw7#
zB#fXS&kQub0#rHi>pjZ=yCR3likgHizqEiDwJGS`nd}TzSSP)e_wunajeX9qDym{!
z=`#Kk=FITl>X*X{C3DlEHw82m{X#tcIT$}H`u!l5x60JY1nKZj3S@8f?}!c5-A6(i
zb?mLME;f|bd6?J1=zm;GO`S!X3cI!m(YPC9EaG*FGiznq%<$({b*Je%KmB8WG$ncA
z)XJ3mG}Iavv&u9ohy$o*_s2vn7pgI8OU*0)%xaLntMk$koGhYz-iS>22a$Zs`hdac
zSg>hamo(#;)beUC+#60!guzqnaQa3xl;*CH#^BHZ_#VM!U~DoJ*VsDBJ29f77Sfu%
zIbql;_B%Hv`kpnxdZIx??9k78G8Nl<2cNdGHe(IfG&qQYntyyl*~C8H9_*;Kg+ea+
zjb%_B*4NuRQ>ab%aEV?^nOaaoT`a60uErjJ{Ai_fpeBz)GGiiT?CgXf!qvszjKg=n
zVB1+1lKPB{k({Ahn}_DI*a)!H{EOw(k$=ua3xQlU5q>v}cE_%{tnH84`@w}wWx7&O
zM*)_xp!*hDeyZ;vXXgU}Zq$W$%h<&qKH~^n>V9QfYJN5e=Gmcm^Fl3|ph#~yIC@S~
z%=2e6bxo#>z>;}tRjDOv)p2GwQ}(zN2w!K8V~jrWq5%B$K*5c2KMU8d;5BP5UlSZ9
z0&7*Oa7DCBHuF#AoxEua$53TBN3iN_v0si(h;Erwczys0($k2wI$%~?eB&3voHWbt
z@*8%01Cz2~kQ*VB4vMthIdW$g)&ef%%b&4}Xo0yj>-O>GaM^zRUQ;?(5zuob1TsbR
zuqmP`an*TB-``%jG|Go*?)B_c(<q^Z)a6AZab5G^mZuK0TYwV42S>KW)_RLHI&(Vm
z?UbOW2HK}}n=|w>GdEUMZ+yy5eO++vm!7_}cRUXn0ss@~gNxHoVtfce2vDH_GdHd&
z**BP26FE5FoQuG|LFbMrEmyDrmv6}<W{)lM&CCmt2qF27<tO<#xpRxC>^D-Dc3Aok
zZ@wjPC;=2h1u%lSe;04r1MSg9z2b}1zfMD*;9;G`uVAj9iwUE=*Ag4e6h7TH5S9dp
z?6$29X=d&SNB^NApc;`ZHX(ep9<>F8g4HGa59DIVe+2cXI4#rRd^1RdiSmCPSP6(y
z!sA!k@QCc(g^%B$OW*HNC-nC4Oy5PC(p+g1n)GuVEUc+x9(|%@W$vF(aDTLXrd3=R
zJ15*Sd(2H{!4D6MrodgBmE@f#0+@cjvB!xjE-I|*dJkCmV2Aj`LmAZzIo0jVI!jH+
z(V1wOqtjkHx=Awy05d^}Er!8)i>g^X)7asSLb*p1Ru73@t$^9Pj4#;`kF@I86%*!p
zeOWUSP#bE)=yzYR!w&jYCp}o&&e4(?ytXvv!^!5c$ZS6tUkIG@Q<;+F=nBB(GD_86
z2eKX>n*)`Xi*k5Xp{dW$Bf2Fs%7wGfchbuX9yqP4DgWB3w#K-pOUs|>4#^BW*AmqU
zFfk9_p7eL}bKTKnV4GBG$n08wXGj~6O)>z&kq5e$D0cA2__}XRM9G)5ipe#f@QaKz
z59I695hh)+yrD}~zlE>EJ-cn8p@ueJbbaWcv)(&57@*Z8Xc-~;GAA-Hm5>OmdN~z5
z&XZfJYYdNI4PtgM%%>q92hhAqphYi5@sA&-MO)<wHy!nk%I{LXR&|klAz1UgyoLLu
z8aRp_TTK^FWhMU3&>zg=@m8(In^fA+M@Et-xiGF%-C!Avi)>mjZScLvYFcRBct<ze
zDIq(Q$WV901C})vX~K%o;-?fXKm~ySfN*@GP0nw6*S&;SY#{boY!Hv4LMorsj*1(*
zPay>*@jY8Dx8VWNQOGnqTn~4=h&BD35G%Qk1qI0{wWG#|Us`_b%zk<DoK^rv7x|u1
z;KZHRM-9JKg@^KJrKuvVbmbleJ#_6X_cWm8Y81*E{MMlu(p^X3TR7_dgI!tB*5Z+m
zTr$B)P=JmO!i1xYI|o^4mD+)5;?DrXRs5<&8o3q{3*o{VG1X~pF83Jk8BxPF`XEt8
zxyqs>4x}|*=i;E0;Vh?yn-KRb`<rdAhk8cr<OGZ)SaEtR)?!>(#0BeglFZz6N1eXE
zfCUxj2o)=_*ZC6V9>C}X+rpeQV|s&bhkLurg(_&IK37Mmn%%4pybG;kVG*T7ii-8_
zR^oxo(coh^WO%P|Rm&yRmS_Bghn*W!w=2li5ghQGomxFoEz#vDEq%}RES5z5yn$;F
zBc@L>@j3XB_%Ks;b(l)H=SL~Sq+Zbol^2@NI<1U5UVc41GXojRc@^T`rBgG@04f6R
zm4kmzEQRnaxR!TIMMLw#02x^d919@`>K9~KUT(&f`CUXa=PH0nfrT48*#eumz%-OQ
zyJN4?-i|ROw)X=$6@pM5s)v<0UQ--2>7`mlPl!&O94YJvH!%{pAVcPMagkPkpf7z=
zLf`G7i(~|P`u<^6u)b|^@XRk+sG4}P^N)Z|DSD&kG6!d*I~Z)ZgJC&a_NS|lPDr@-
zwr9&U?G0U;<gw=k)csb&q1_EL)}zO|;_V5$k?NI|^YnNR;S0!QoCiKJJ_iZhGTr%m
zmE7cMT7k;tu@yeTn4kr*LmNh6o4#GDgB+X9X#&l<V(sNU@PdULK72eAu|6|rXE#uM
z49k**x~Y0|7ooBmPevaOPrw0l?1-YUm&j`%uy3sH<s09|jTD7a)9yl|kYlF3UB5ir
zUv=_TiFzGYte7&K^RIL8Oq6}h?R5*8Qtaba7_=-@;{?D20R&B5r_w#5kcwU+gFlG?
zdE)fEx}9Q$I};8C4)2Mo%Dm`MuAa)s20;Ma&ERxw+0Rl1f;D+6;kfbLg&TD(i6@I6
zjsBvV9W>mgC(7Rgk~O7)UM7ojjYQU-qZrE2o|Kgc%i{hO(+3BIc`<REniJ*lSlG3<
zn(JHi%H6*%NFt>abBEeAGhzMbnF_MPVO}~Y26Ast*I9R=zm8vZ%1Oy|*<9wk<C--r
zY<EqU4kwl8Vn%ywn`HK<@qYEh=@IHS%m-u1-;*~tH6r$V)<Znn2`$0V=+GQLij56%
z;WLrF;e`0qN=&czDlSSCr3y-_y-(B_q-Zda;w4TpUsOCvt|Wc7jd(QzAoe0pZm_bt
zi<m8ZdDk6NDo7f>tsK851BSB9lba)JaF7daAj|SEZpIaQ-m<5Ru=zpb90$(XIki^1
z`!5pVp!%c(?RUn?<&dI9GShY6e+;$10Un4w{OI%>bzq~<e=i6t>8d(UB8>M2>9cHO
z0ZvY(5&yzQ7OucnnD;Tza=ZH3N}0927%SBEcC!8@#+&OPrbCE+U3S*Q)h}kUL5<!%
z1BHIJk3o&whmp3_g^QZO2AM-2;Q0oo_r%+&)<0a`Y^6+2y4cx+6+m0&&W{BcP~6{a
zVM%m=nq)w`(3vl@;;pH>82g?^ls97G?`A%vKo1G4ce2-lFS`5L{`C&Cl}fQ{uRlu7
zd>;@Qa#ZY<jEEkYdd}M|+=@Q!u@m6jxe4AsJ9d^Ih+;doA9kvhj+H5kV_?qB=R?G9
z)rVxBK&W)QP#U=w&&4@!TuS7kr^~Q|M<>o-RH_vB7=qsyl#;JgyH7CVc@|833vbC&
zmm_qFin+bhExkV8_`<t8mj5yHdySbF$YM5W^c*tQQvJt~Df@Hs^4W2(%jk`y&rN%@
zg~x{w`apC$_HfMLjAl2Y%5wbnn97WIcj`@5s?f2Z!|W})C4+e5NqY}{fx$cOSFT6r
zQ~1=A+Enh@<WSoRode{(riV9TpI&Y7yQX~GD$k@1IxUjCqO_Ki9LtZHo^EylOZ-i+
z1e-kG_GQK{#irEx@kGY}i}|S<WLPSO)}R+4x6I;M$`f08m-te(?Top0%Hyl;4AmL4
zPo{+>&+c4_W~Rlj;RE|9;xT@qsEM}VpjDMq`xcNoG>{jJC)cdi$B|>X!BXzlA7KYC
zMWRz~F-(b&V!>X-uD8@pfT>zOllE*7#bd#Ld>0v7j9{)71UtQ`6oDg`vl6W(G)H63
zPqhA|AH}oj3x4{l4_^@txFI^iS@hL!piQwjv*e!{$2i0(hZxPa;aBft0Y5{GhF~(L
z$ili9!VK03;)7suX3Z%FRhWU0aMMY{4(@$%lJDz!{~qF|R*Bs3I?UwO;9OO8iPOfR
zAwiZxwQGxJ9&7Ch+PF7yALk<ftT=i{O%qSq5(SsdPsucMJAg>r08wTq8MCL3%lJrT
zyO#rIKQ<R1-6B?BO|P8rBrG5tKi$m@UZjqFh(DPEd~Y=(a(O>kjX|^ysjTJ?BDwuk
zW-aWO<VQVG`96(kBDq&m&TnWQxzT=}ETTihCgiwwk^IpfVo1@g2C0!1T;K111gpDh
z_x~8sDKy|`5*<3))9kk#vb8~mMIiksBcF>-#XpIbce7+cV%S7R_%p*6o|zi7<P1mg
zAczlP@#GmgGeTa`XwXdehkA#iWnDs-+YR#vGw0&`-jTz1_%hpVOtg<G$B1yooK*zu
zs3d!Nzi*U7n10TlmY8Rku*`QDYIZn8mq!|PsAYcZePJHjD^zdT8($W5DqUjjJvU}(
z9`G}66P(&f_$?f181If8OyNOyJl7$amFe{5FKu@2Au$L+?-mAPzAHx>o<}o>^tdY9
zQ`ga1D0xmD0ZGW`FIe)+n}_%=5d(c~D+^P~$4F2Q2j~vo+XT|wnr#!kL1OJ~7NW)e
z#SRr-bMiwiXr<%Trx-;zQ`rO?V#W0dXGbpjbLU?DUP_cWmTV<61@WQKW^A^Bxz2UU
zLG``QwaO{7v1t!WV-bUT@_W}We@7*Q*Ec>HhpsD{kIb&A*~p=Wg(!@4ZjgrXcVd-8
z6kLm|!jlQ2+w3Yov%UH|uztn%);uF3pEup(5}0xZf=b_^UB0fBauF22H+m02Q2wNa
zXL94kTPea-k;V-+Mx!jgb#Aw*4}@jP8cEQ1X_jv`6%}bJ9>HerJ5%E;W))>}6U^=F
zDepy?$TK!Bz>fAPhrM8*i267&6-_xBk@O1Ee>S4;S^Rq=5EC?UL0~&+D$HlOV?LhF
z);;2|cY+;m9o^pNmi4H5<2_hCWRM~#dGBhDzFwR>lu|@KFE~eT=lCly%@)PEtdMUX
zDoFG>p*Zu^RpvKpRtpK4{S#eHfiG>~3wW&8HJ0&9bC&IbIyiJMRQ=R1HfJe!`t*J;
z>U{NP+g~_1N=d8k0p_V<brN1F@@=K>C5JoKKT{eyATYI0f&t+^g$_A;HIg3*iHgf%
zw2q53=uV0D5h#n&O=yTtsA$Q=asm*Q7ZNa0*V8ai!Y4%(!cjN#deorj@Gcd%4~M&+
zwqDakr$YG?j>#%C$q+K6Vo{QN(^8Sc3sKFf)^a*g9){qw#RSClMN}8AFaVaFktyj$
zj(o+M$9TBr_s|ElVarkx{61<eHEHZy)!)dy#v_`hm}zQ+E@l{BM2+-+5TUc$McijE
zS6#s6;Ey+c+C?qG8R$LOJ*ctpS+Q0NRX#wH0Zc_F0N~I3_douEyU#e!d(!4$E@*}a
zv=Z8u2zgIhZ56*7_x&^sEm*)`TyV{%{@G@$=jhtT4(9yuf${hoY)s|lIV+-m?PejZ
z(0gj^v3Z~>*?;XaWxjmp%(NBkV)yL$M2H5m$!Ebfck5=C9H{pmkZ7tlu6IYz^vzi0
zyU|XXXR(J>wPup%KdZ*X)_H)Bb-rR8ow*IP4k%Yt56I;B(R}BCU=JP#H~#e38WK|1
zxyj$3u10eN@>iv`GA+M#nI`aHb~oZgW%|O%1)y*x@^1m@3{Z#wz3LuITB~pZI7~bk
zIRVD$b?!`qc2jg+|Hn6!kj$AX6KHuURB8Gts7+{V<hG#8_%FD)o)u`Cy+9tQOh*@K
zF386k)tBaPS+}B3;!pAp57Z}JD%V%A{2uuFG<lo^=th*TQaHSmQ23U6oMilHJEfnd
zWA+kMKE=`j+H34Wohw6U;X=I<RP)C@*&(=LBs=I9TlXqeWXQ5M(7%Q!0?l*g-y+Qb
z!)%bvcqBo9Vb*MBOVk5n>?dH=u7yn93C(kb$HF9`yww0BD|lqNZj_YMDSQ7?eTPvi
zu1q1RdZk}_eNbh&I7uwrB#Zn!eV4svSuiW)nbCu-?GwAil5N=dRjx)$GTe$ML5aed
zXDB<$jWuTE@6U?HY$>Yxmu5?YH1jZECzcS<V*Satqve26Zrx3yDz#{uA+q_C`h<$L
zbj_Z(ZE!+a_I97Hu5FZR2OPW+axeQkmg?AyopOKjrI?%UVG@Y3VL?y&JEyvw_?Agl
z31FoYj^MIJEOcQ3b*i(lrln>PM`wsRMGeZrfv(1%QUxD@WU~mb&<&BP^HLJ_G%j(v
z?CsP89R#hE68EvV?Qdv$<z!m|n=#gl%ejb0B+bo6l|1gnr>N;!V{KWG9~dJB^L7uj
zg|CS`EBSU^Z=lHRm#U%b#<Gk96K(D415`&qRx;kgDULfQm3S*VB2_g^ifC8%XZ-up
zCeWB+!*{#dp_sH>*e!s*%gBpeh~^YCpQtmr=t4e9(YG#X#xH|rXs&N>$CFuNaw>lJ
zgFbhRmX5r2B4%ppn=QwsxyNoO>kF~Gbk{k#af5aNqPlWnCUHKIQwT|vE{iu38-kFl
zoj?wS2?{@XU)}bel@pDFfmU|Z<m)Ec(2&9UcOVltt!)-IV=0wQq2)5JY@U>0g;AO?
z_nqlo^%JwM4ju2hL24xy^;McSBtjzk<Ha+>tE0!e68coEMg<Gv@nxH(QLF5V`(^fw
z<N7dt#Qf@#-nzXMVy~km*1%G`IZahu&ClTMN2b-$t#gal0@N1`u{9C2eN`Gq%#e!A
zl2XQpKK$}jo&jw#S#x#uTw|}SL3`t%;7E})iMp~PoN)E$9QkmLTLA!iz5q3CIHq)q
zcB6R6#N|-m@sA;C`vN?+0c#&p&hyp7L9`zyLPL1muQpI9Tv@xJwp1r!uu?9z^}IKC
zH&HTQT!tvU52E_yH=<8CZ17lNPcam}CBKWh1rj#2c!3G(CGZ0yRO!=yVg(lpX+?eT
zxzBAstAE)az?F>%d7F{Q?Lq822EdsNAb!5xV(M~l@@;f>{m~_NiFkb+=`$dIb<Kd1
zCPw6#z~Mt?e#=LSZ5ls$1?9BJolbZ2Vc!pp7}94UOl=e!bXxA8t@Xq(XTI5b&a%_;
zhV+&p!5Q~(JIY4&9BDfpIX}2!r)`n5I4n@N)CQb1{;b8i5P`O8rYk=#Q`5P;{V-!B
z$b6usm9qmHi`Z>my4lqqT)hn&HE*woINN=^|F(qh3!jO${q7vAY`Y4F?jj0_6Cd|>
z9D|8gvAt*mia0$Pn_`yAzI7U0O^Y#qja}Ivu(Q!9;kOMalJz^WASw#DHe+QkEA_S|
zDH3z<cWNJcw@bVaSYzecA$hPwh@q9O-Q6y5Va72mIvh%h`h77!uQie%!W1~&!Otv+
z&*T5fxbFT#wtg1(zvjdD;?FZdL~i(^^4y^zpZ9|`fn)JnK_2DK9@El_<&Q-O`tiGz
zvqub9e91%Agvbdj?ST=J^+>Q`!GnZBX9p=Z<-tCsf!|8wa*TB)3QKk>`w#e|dIP(y
zIsQCN_-PCT>F`3bel<sDb8#!Mftz35?l>a2&VXXk54<apk3_X5m|x|)_Q!d`(vb@Q
z--cNHOMAVNqhc?R@ueaBp3sHVJRqI(eP)nMLv}_$I-~QcpG!b`H{XDSMT>>7m3gs<
zpGOW>X)|(Ozx47e3%8P}F^$5l=r?WHd1CN@VAT05IpoX8`NU0l!e!Ee=Y}mv=5Z#s
zFYqwcU>Y22EMOG|XM9nSvoBm}?(QDUlYRS;%;iap;2N8)x=uyDi$2J{i<@SV2N3nV
z4uQeUvO4?$;MBe<hN-hu<(%hQh|>?weZUfn&yyp#YqA_OyJR|kdr{L>Kax0P9JJqG
znSUKdPXE~0o5dn#HoXQ1EqZWr1$gOl;=u8I8xMD9IM1D2naf?y_3gT0O<7|a4fxlf
zV-8^D^t@E~>)e<T_}6G64#K9V(b|0nCvtnhxP1?Hrx(B0uiKh-?t_8>LUYZj8p!D?
zjI4rd&><MbozSKlq}&TG_NFhZ@q@XL{Tav_k*?$+g%O~p4Hg^M9$JI?Sc3MP!HN7_
zB3J&2q5QP6tl{$~>sakjG=DFaXSIw6<b*sUf=i3Ep=_N6J7C@^De%em8w9O$JtJ6|
zM-utF?4@$T%+_oB4X;LKfkD8Z<g<<9NCi$uoIedZpqHq-T}X5QLZnUMQo9aFk2ng;
zaM^twN0GOTV~SKx|5CO`#0>WZ0QIIohqf{%BKnGfL`HFZv=_ky=U7JV20~xPY!LAz
z2@<Z@jf}+TN?sSY{Ezbo+$${_`5&dHTPPxfl|riQ=_7UM@ZS{|&N*Kt+DfYhW-BV|
zsw&}HeEU|M0&h!6lPVKR#YS;%DmnvDozSiDZ?e3|eToyyPq>P?3^x57lRHW1&J%fx
z&bY{-)>&Q=q!Cwwv%JQ|uwD@g>K^csNDi9o>N+7-Ja-XRvx+W5-Hrxd5GoFC@9_gW
zBE6ty)n5?~wk*A%YO!At$UgBHGTKqu^DaHv2r>=(>KLUL+2S@gHFkWbe=~j;+dzt$
z5LwMGI;n<tQ-iP=)f4R$eA^0{1?zN!Vx~`v92G}2<Vb_#!Tn{5lmdVwZN0z6MFyy(
zf3c?Lrc+4rI%Dt8P+b(>qnrLv4hJku5Y%5PMsWe3Oi2pV92Z>JEOZ@&Ypx*cgDaqT
zl=7B$uMN}jjjqGh+H@MGIM9*XlxPC5!tc5up^=mLqD4!VT@UAp&6l#OBTY1#b!qop
zj+T3FYy-&JH8U_OA8_x<5_(+2E7+DD3b6hGHL35V*+n)ioV`gS2fe8Wp04Za@>q*4
zc7xP!>rd2u$zK>C5zA^!w9xduNAkb1-p|o#u<`TBts^>pPit>(!d5nCmM^)fhJ5Q|
zcB@GlvANY}o9q6Rn4vx?mRqMbPU3#BWs6XM`aChN@erJ$9%4}WWH}4bJVyv%S`|Z^
z!L2^1j2esU$lY$Ak<+vYF7jd<3~s!h-WjkY|9jHIv=?Y+{x!iar=f~Y$wcaKk>Ur{
zU(x^zUT+rSWUoLRI&jJ<3P+x<)X_SF-iIT+3kw<ZyvQQ;7uw-Pl5flTas@l=lz0h5
z_J;KV0_8C+EMFqdu(->6gUHTPy(6ZLqO#ZQt!HvVUP8U)^PP@{2f#`$u9xOp3iu83
z#gd92dN_=~1h40ZHxJMi`t4mTm-~3L;{RDwB=FSPx7eoB?7WC&1qx-%Ma*>9m@VZZ
zkkz%$r4Bkj(LuJ`eQ=4~trL3TLOgcAcEfeA%b?v30&biQ>H0XR{T(Fl9BhcGiB+=m
z+?mz)&VSL01rt@SAXG|m&=6N@hBbXB6JwCBb6K9ZnJsG!b&R8kKvEYd!Hl-rh+h11
zuZZ~!Oc6dtK`wXs30()X*e1OzbISPhjsOrVcJjZZn=T;I@>_y?pnb^z?}thM{k?`v
zPNR?Az4C}|awS2<ety^<e28up4z&UCNtnw(xMGi@0s|io-Yah{$(Gk#CBnL@X60u^
zG^ALC`3$~6a%tLxqQ#+h@{22{Tk7r|awgrj%?XWBv+tkuj|ch?OGGg-g6O??_mVHR
zc99#-23(IfLXDiHOztTY5@rrWMH5-&iLS-Vk7^rMY@IJg*p1waSdl`@rJ6k9(I}(M
zVL#M5*njy(X9E0a8xT-J|0ythDHQuwg47JbWOb9@0zcX1B{D`-^3j0WP&?Rvj-+$Y
zfZR~TSTRRYIcTIfP=b&#ptkwN_y`g?iM@M95b~h;_t{z=2B$hlDQ&?rFR><$6#>|o
zJg*g{pf<iQNI42L7A&D9l#sumN0e}CYJemL2MXt1ILnXX3JEp_DJ;ZAG9~9xMvg*>
z3@S|fLIOvbjo^XRk?j}~R#r2eIKXPEkst-fVK7t)`E+naYLT@QH#u_)&0`Wd80$t*
z7BeP@2EYd9e1VlnlKjlzr_}N`uQW6dJx_xarY2O)LtAef4gA0Ip8vy|4E_(+L?;nM
zQ^=LJFQ!&PYFsN=3@S7Sr2J1!<3Fed?7uwcR-<$P2p{-QN_A3`u+2aGgR=D^4Ui1V
zx|g$PRQoR-MxRnt2SknhM?kn4JfFz<2Zn4G@HDuU6ps`-M9BiwTLz(KEdQAZAZz5m
z_!(>v&N3+}f36OK6?8^_^~Y%J_IdqtWLitpDM2O+Z6e5JQG>}#lLP4!`jo@QLLhwt
z_n+NBp}g_6D^3l@#l{8~2udN>eznR;#6W%yeTDA_o$x=r1H`ZV%LqqnS!pz&)Rp)#
z(kN$M^bDdaU?to@LQFXDpIGrfsSl-u|77+5!(8MncoXff71~7pQ7p%kAa&=l{ePuo
zK!OCT4ouQP#`U>x%FUnxt&Vxqzl3v^^?&He!aqVF;(u^H7NAr9=e0=H{0|gl0Hj2?
z42t2{jz4MOt`9ANe#8GK!$bpjAE@ykZQ}pTKmWhO6c+jIO8;+M8XFLwBOieTQe#+Z
zn$r?Af22qJGcpqWk7#Zc{0dp+sq#wfn0^0Sllk95lc99||6Y?>VwYcTGWONTs8Q;_
zS~X?2`E66C*(N$+$%v(Ap_;R(MG>UI1i}`^gF)Z|hGd-Of5sr!lIWBab6xM}hFWAM
z^QfvikQ%h6YX$OC{&5~$LLfK@#_GSivN=dn0s%t{*^odG^P&R=Y?sr!Rgjmf2~z`+
zJ$b@5#L54S$o&5fkuh=jZ$!qD;=d7@|3+l~_d;Z5%db(Nd-!g8#jRJ8GWRlU!b1||
zeKMuK%~9eQD4=yurI@4-#K__djaH=(^sJd;6uB(bHLEN9Ld!N$YcH@AhAtZLLLZB=
z^W>H(47ff%-JaPOcjnH#ixv$yyL)rp0>y4o;;6Il>+@M_Qt%r9{u}b;hezS_$bP);
zs^f%Iq~ZqJD=<9cPh5hChcdYC#YZ*fSg<H^uX$X|3Z)9!0z@CV4NB7av%$cW-%1(o
zD?##O$Dg86tzr&+n7@^ddbUbD_AQO-M1gV-q*x0GmM;GqOx5(}^`FW@`ad^CphxAR
zQjhOfTCge;ZeelC(0<X5b3k_{Wn7}<sxT6?W6RLz759D2Twih3_*PeWYD7Okz=@gV
zi%eDowMKb48D2$NMPI@EnUiQ8N)$BbDEy(K8AW*qZ6$R~2z$<@N^q~pq$V)EST(<i
zO^{A1^is5+O2MZb8TM0a&WEvs9mfZ7^4p<l76Tp^&``6o4n8T5FP*dK#h4}fovlXt
zHBhset9~XZhUmS$bmui>6;ABaU(9(8UFDdxi0=njd3=XUb5W2Z!@c$3FhM5tj5D)(
zqswb`MOd`2oujfCb6AMP5Y~`Vo73{Fp#>-~(LUoeyeQ54k=wdTrcS7M9(?<QHA*7=
zgPve`5h3-j;b)#9m#RWW>j;S<8=P-c{P|CwhIk@hbBf&9Z`CCXF@(_rc;e*@fXV^{
zWM;^aXY(rI-Jh)zO)Y0JofG&&5iv-c>{9m(RJ|5!$UCn#2IfAt%N1)z8pyp<(PVSC
z5%f|sM_Ppc2LOjac)ue1)rP<5jfG@;l_^K5HYhM1DYQ=KL5h|ODS(=aYxUobM^%*u
zk6G8^6grSnp_B_aTg9-jwH1nBXI+KZg10K82^da`CW@HQ8}8-d;D1gohR$&C?c(nG
zU3R^M{oPo3j1c0d^x!Z((Cn|_j;rbE)Je<f<U^(D{YD_Uc}SRlN*Y1_!)XL>C37QO
zjFOA<?+4@L{0z1LCFZoqMgQbYc5yz=`e)OuEh05V;T12|A;UBe4x74RG|#pS(<H0l
zuhKEyhM}`ONiG>?^{LW3@Li{2;wqk7X>!_6rbD7`lYVd1zZ~_ZLt!vEmq;!zj(bye
zUb33Mob}F*iCjziKlVq)D}|?q-pMtvW<HQm6nFiW7dsw~2YtvsKRtyWN}DOgL+=#z
zFQ!-hNu#PV<y0*2?q;>4*&zu#>P-eo4>Rk*M4jC!Rjq#0u5enT!rphcQQ<VY!l5^F
z%`PWLvj6KovhriR(D1ymdI_$Sh*;sMclK?f#wvJ6{-<!-h*wueQ$DI9a`{o|!swD&
zD#vT!fmIQ_y$aZR%{Eq?Q#Iy9D5L>Z`E?7iXw}C#JNACU4P6vOkRlS(i*M%8CBCIW
zSE-QOhEB`mHYCD214i|-MmCy!pS&Huc?<VJBgth9m$3>d>y&kfJ=Mjw#KK*y+~~rV
z;MA;dyK~rT{?#Q|R8+oCk^Z}zn;X|_iW6b^;wM=V8LOc^k0>~C6|=mEJO~B!agU0N
zhptbE23#pf9^!h<P*7i|^17&{AE`k)TH~_!6G9nl%~W_fEJa>U-=jZ4W>H-uynN+<
zHQLhQ2Zj&rwGP`|rytmkpJvg8bHV4A(~HY#GB~3ZHrdmhZB@vMec%6iXZJt9$fOE&
zfDxN7UIsAc{9%1ybXe1A9?MH4I*!i2Ul$xBiaLancdbg+hsKz)mRQ-FRz?5c0Y+y}
z3!<VIa^q3a`-wGBQG6>r_M4~}(~b@o&^@m{Ca%Q#%jRMcnI~y-I!TTPqu!6MflIfP
zcunNoU_`{s?&~BCo1|KRWq{wKq2HsSxM+>Kq>Nku2`YW|do=Wur|TE7jc@9x{O+1r
z=ACtLCP*nzC^}>mrG3BW#fQzl>*Gaf&(C>b!56$8UVs7^fk)95z;rBst!ge?2&;N8
z|J(}NBjKs|e(i#}Ku5S_521yS>X(Z*{njhqsK=`nrB*3@s{tc2b#U?clwB?EZ*JfJ
zo-imfQ!5e%#pHo#&(Yw!!6=!$9iAX}Lg@#WlfgI}o?T?a{uEP<tbvJeOZi<!UE;o_
z10u~;!Uc%hQo+|5Yl)ZW7Zr2OlBO2K0tK{a9X2)MK1z$eH4lasS{B918>u5|$(yKq
zPTZqVL(Anjar4uame2d{$;F$V1h`3pR06f%F6WQ)<uCK=tVQgEyHT3$1~C}TI;;FA
zG^59#%ODzqM!IFa{zZl~hp-CG_F+?B?bkkJdj>K)YN+tT@uU@@1pGo@%&SlW86NeN
zXhtZ3^?%(vtCXMsB)TzRi8Mk9ctpLmMY-}4=@C$(5urrmuvu?CTRKIh5@o+=hMkgD
z_-d|c_v4ykGWkBuMDM8V8ENM*)zd1g{DJ05G5!E08nH_38@nv<eFabK?ny~=F-nw8
zA$WV`lghY35Csl1t%VN|PHj=?3!)KDFbj_86<ga}SSk_GE9~7%l}#bqBF+-Wr@aWE
z+*+cGFa&gnz{#y;yA(P^IK;tWopo;N5Y#uLTOz_6%>40cUm$0w)S&2=VSMZu33?I2
z8z<GmsR3FUrWw^k#Fo<ZNP}ja24=Qij1An`dRj@+AdS<&%-Pev<3eWPhLtWr8Z_cG
zFf;d}G;n6_X(a>UG=>CgHA!?Y{FghNrs{aY<UEk>ow&1sR?~dEK}+Cv{y1JK=BA-{
zR)W%q&v@TieWn@l8Sgu*&$J>w<9<h}weuUf4A(wD*i74N_xtWfxx4Xt{_eRZInf`V
zPcZo#58u2&B3J+X>}2@nax7Amj69gUJ>)h=k<B#qI(@P2w7=Ku_XpZ8V6<HkpLGwq
zC%C%=Q^-72FJ4#UL%eSR5pk*XrvZ_t@Cpf5lWHlLP@pVit`5Z3;DD<JBzO}wXmHg)
z2oBbuK!_-p%iXi2KKk%Zq!V3^khxB2bp5xzv$Mg-aOy%t&0@K*)855}=m{5>Xp8>E
zWhz9SOivR~UT0Ims`T-%u<+0MOi_WDeq6j8%YlCJ-)`@(?w+sb$sc~by~}PF-+cJP
z7ys>gesg<2Pc9}MvAZ3qoug5P1jj*=^D0Oz`QqxsZ28p}@8?f=?R5V5ID0=I-rp=<
zl{>P3p8xhG_FJQOidU2Qa+!U6e2<{<4}bVGo<4rMeY*OPyvpAr2)LR(O0n1&Kg}kW
zK$gkmP@seMU&^N-J)v#hx3jz3|C&ABF7A`Z=c_9ybn|@ohd(Fpmh;)qB+mSL|9m{Y
zyujvq>(BA^<aqWpOZtoD^7-LuejWNQ*$L5U<aa;L9)C_A7I$~a)9uIk;`zz*Y0(5H
zz2RtZoFRn~oa#^&p{RUHU%a3%-pp?AurvN<u}o+`;Sg4e`TA+k)V=EK7o$<^*YRrI
zuVccOTrc2{?@aySr?cm~C-Z}$2EDwO&V5bp2*W%+&7PhgRkQpPzJmWO=TFbe`@(7e
zjA#EeP8;|FrwzQBKTU4$Zn0+Y-F*2-&i9IZK1p7`PR8@uHTqEUOa9Bva`7=a?N5=p
zzns6neSDfP6G5(uG^4WHh=UA-TTqsn$o4|mN*=7g^408G<e;xQ9F_d)OB@9ubDp~m
zXf5iZ7kqfk3YGqnypo^!w}d2qnf%9pB+V|#%B#P6_s>-SUlzC5;?3;S^7d(-=&}=N
zlzeTdDPA`p{xZ8uq@842{j#`2*S(t?Wy>nMe@9&*QTA>6PWgI5-<MT_nE#c$%76N|
z<bR85u8O>VO|bW{yuE+AdG!bCI^T<m(Rq{q{ntPJ=|9B(Cjaw3`Jc-_Bws_^*YaCm
z3VVEka?&2ug(IvX+I90aCpB(qHomIarw?S$SO2Ovuqrx9Zf}xTDE1cz((5ml{_v-C
zB_T<us}z5?fBfU>r~HT9iBj^z@>Sd90<5IP6U*e(#G1`@XC{MYfcR@Z<Le5M>zUnZ
zWf;5i0wuzg$0y-#g`sn!;-Pdw@<D>4eBsit!&l-=lzdH-#>p>}Fa9CErK|nb!xL?2
zS$#*Goq_{aNUZ*9vUs>!T+ao#6iNZ^uAZ06Ir-uJ<J0o_N{qzceB&xVTfTq%3CHrN
zU%&_M7x|Zy53|SQae<C?|64*YBR5=ri2OXcfBr}h&C<^w-vLk;H&o*JBQ$xWe>{D-
zeN<Hv`iRf`P5pqZ2b6d}zo(;Pl85Kz!vev`Eyjyqr4`&DB;jE7Eqvo~@o^3aTHemy
zp$k4yMSh+qWHZ3(?3$js%z_sEn%sHyEumH92g`~fbh~~0fVTWony8<`ckUL8heQH{
zw98|1KYtJ8{bio~Yxw~QBt^@v{udvZ${3}roG2syOMLZJk_-R$q@m$^-elxpPs^V$
z75q0E+EzX-J!<tchM{)udn6wb%&X*Y__=`^{Vn<T!Ue>?{`g0T5;_#B3jg{WE#Z>1
zzx^@&>q-*2`5*sMe&COZ0%+w&%KuY@sD)#is93%z0@w44K8_#ADA(Yy{6*+rGzmr2
zYG}LCi(XSg)uJlpXH)^$DAXJ45&)9aef7>y<0EyohEjj}a4}9QqXj+A#XCiciS=iQ
zl&C1QQCmaRMgST;DE>nFlq=|;p_3Sk{~}FfDy8V#^jPmze3U^os;UhI_*<%s5gCv+
zG0_3NS1U%41<+kBchBcUy1N&zJKUarQiBWmsup6{uNdD^dkndY$QRv~g)uH&&+lfx
zp$}q4oB{7J7-fr_?CQ6xyZK`V1k1z=ugL3^(VVJ*6U%N8!#twk?EX5#lw|po(R6V6
z>dQat(3ZDb9@PE26#AtJOS<U{yA+eAvY(R*c9Z4PW4+0YPf0oQzw@v}en><nderb0
zg%%%g7ppVb2%pVoSt|o7IZ8g<ft@H$bIVI=&%7nC?iN=+TV;)>-qOHTtE~3SThe(B
zU7@-2j5<;GGMq#BQ6!^bPAP&mjKG+1BBmjdB>N7h)X+9lOgfj(_kuq_o9ecEyrsFG
zl<JzRQu9(Ygx14LGP<W(K~WA<gZ}r~WH=gvH!dV*>B`|`!ByCpyrTcF=uU}r@Zxd;
zKwqaq|0-u4>S*|7G3&(dq}V@``5lE|mHIU6=+pdMeg2X6oa(BhLCdaQr``~Nj}!f1
z2Mm~n7XiOm3;4gzH_8<ZcCV0{Y}p^AkS%#a=?VmmJMjeSm#<$FWISAb%CSYnk$7I+
zQA^;kfIkODZGa%?AbA)e2~#RZ0PS@H;PdYrPjv|zuIB}`XZq{)0lrl5_3M@OFabdw
z>tkJ<3E|y!OsKtX7|UZqt%znWrwO&!>zlAFu9~o^noz=XoOQ&A8}DG+>v7i6id0)i
zd%eDO%HpbZTI2v2HUue6M-3BL;9u_XOY4CI(Red@?2<BQIUp!Q>&i03ttp~UL0wpg
z(LQ1zt|^69O@bBC8nmW_yg@Ejp<q~+(;Mo^BoA2e-N~yzfY(NRm*h(rNwJ1;nEdza
zZyJC2y1;lLB@~f-@x>Rfze-N9o+4*KSF^jTXQK2Gn?66@;$-IccZ+wR)x@kO`RcWJ
zUrcmXj}o!EfNI|4Qy|fTujuKQ2!H?OEBs$`nE(UPS6@#0m)V=q`B6_UQsNkz^Rwyr
zoDN8O^(syN9c&b>0_6PFG8x<p3hrOTANBquk*~G#*Lu%Si$7subU7y;@eA$627Ryl
zC4KE;IselmsyhGTU&x8k#bAU-EWPG+!ekDe4AZ*&-&c!g5o&|bgawr9%DJCWU15mp
z+egwhlfR)IYFXhD$MK9>B8_>Cl9xqES+V}&<HIx7d<1PmYl`nd8{X#)etVyM#5&mH
z98B}|BWgzxLd8tDoT<>e!f%vm&a|I^xSid7n*H{eh}vT%bM};^ubYzAozr4`a<iQO
z{ds<W^;_}^|IAvyHh=w6LK{WTuX=cPG9LWrSK{-pUp2p?1?(?{KRX&sZx!A4pXG)a
zgJHy#e|skTa+dcm<dCBERllINFMp5}LFp9uHvaw(P)h>@EdT}p2msN9I!#occ|;Zn
z007$)000UA6aa8@H(zOPX>=}V0RRvH00000000000000000000tytM|;#d-W9=;;O
z^@1HtnZ<59x;kP;7Q$9ENVFu%RWUK45Yh!S780$+%PjvsC$BaGcDEl&K`q?OJh|S?
z6rJ<4ANq98I%m}NPf1O7FKM{m<TUIL`hUe=7xXQR!uYvIdhCBDC5lKgWR!|bq>m!_
zET!in-G*5fCNYH>ZA2=TFSJg*I2S>WR;dt_tjOPZ>00zCPsod3XeZJP0?9J>!Z?iA
z<dF{xm^0sm8H~!3RsQ6q0_*{KS(f;r2Sf@Izu1a6_j1;_3L}wGH{S?4u`7v_Q>i8p
zUPNIGJV7-HxKCleNs64E$kWhglpfgps0i4OnjD4Ou+qT*mFKX&$lwLr+M{g}ge(46
zuxr5H70W2hHa!YL245CAcr!lqMa**W<vd9#69^_SLf9@nZY`8N93?~u7BHv`RmNve
zn`FD^4@Z1eq%o8tG~fsl1WxMwm+*5wVe3~(6eUmWo}a`)$UbL30~#L(WN(=~3h7f>
z0dbPUU>SH$Mrlf!;fj=PJb17aRp6i-f###ysg$wdd6uINLL_3Bq*Cpnzo;Q*U1YLK
zUgwH^lUV?ImP8_YVRyXU4$+j!&wi$^cS>my%L+m@cvZ<#ARggCj}U8scbBIKgO|g|
zT%;c2!dX7#21}Y0Yd&8V$V*zXBVsW^`I#6AALmXZ+nhM}ilvcm)7&z@>SJw8CyI^l
zCq25?ojY^k5I8KwaK4i{A;tJkzv{-gN7}c!rP(%_7U{G3RM&8(8|rj1){R?Ma05}p
zbZDy2bO*SODRow8x(3k+%`{8B1GsXdPj%;ek0!cfFzf`l3e6SE(bdINv1q=q=BBN|
zf-$2TrlA`X3%azKW;mar8)u|_#TT;gl<8Dz`$np1*d|aGGrG}WjB+#8N_4oQP8EID
zqp>nmZrLD<OvJ?kJ~LJ(-QQ_^$Ql%UR7W=rwjIchg|9uhW;u=Uy>4qgQY_u(KujzX
z3OJ0A;8+=KJwy$y1mY;~Cj(rZoCTb%4WhB8OaX_?7<<fB*=f(d*yU(1d@;Bcm6a^3
zzASaL65Np3+cx!Cc10?$0GRk1pedABAb1q0^Ng=rS$he@)29&SjpE&<$u`OHUqEJF
zgaU;iGfFO0t%ruY&iFD(6Y93rbfsMyg8L~A^IXIn5U)TtOT&Lx-4OWI6(}A2p|j%b
zymS5|0VSLqA%EvKPP^>N#W2V}Z{(rFtw$1kFFx!w6Z>Y0oCN|gKw#G*=iuf^{<4#a
zs<FDK=#R1N@*FLU5|O3|A&X+lbbh2ih)?HJxC+FIT-V=4MaF+R;u%dRrW5sq{?qv+
z(0^B*PUrlbO=aF9&cbzBcsWrq8h&B&*%|lpCzPH*X~D&<_rQgNn8;$>CK!!H9R6Mi
z`Wu~bZq6%BfM{ar243#{<DXw@D;i}{f)XW67X&>BQW<#3{Ku@@F!?C!E{Z<N>PLzH
z@KI*W!*GX7<we<R5d`fM!ig(P=3F($nyY=&9V(yx;*h9LH8e;0433ER7CLW993By8
ziv4TFFnW_XH_=3iF5V=LwW;!*=&~gm+PyosuUyTtT(+AAoPN?`u2G7M?NXpYtO)y)
zTzq7Eh`cPPI9x7qZ;<=ia}6Uy`i;6je!A2>3e7LS&;^~+f2mKW`!F&>T@S@^fYrjZ
zL2O_K0K*OgseLpVF^SfD^rBaYEm|A(25s1&^$247kWC^=*sYg6l-Mm~!$J+@=oO?C
zc^jCM*y2|9?gN*3Zh&9g%D~6Q%H016XjvccgK}wDBFE0hGYd_OxHh<cbhOUbwII(7
z)PucHRbCB<x_#-$`8l$UMv@i2FEUwA>m&&%i2_m^vm1HUw5-LPuTpnV%MauX<L1IZ
zev+oePVW2MVzbCkv0r1UM~}iRYsiFk5aTaSo{qIR`b^_-4=ux5%Mcqc=A4J^5xZrA
zn_tekJlvuwVvFB{;e5CgMW1S8cRaRS9nMpCRD+HF3=C^>N+?{IjK#aYQXGao<e5_5
ztnNjPeDN{lt%sJ5_O$#1^to&u9E8gn{qjTT=(c#Rz%+=lxl0FR7qRgQht-C@;w6H&
z{=EWG?_C?a8kQ>et7h3)&)fm^ThHI157C{P$h<)x(NO9whj-+yd34na65b2t+{Tf=
z5&i=^#_N$BLc1i(U6{HG*JxfC=01t%@HyW%Sti4F&?t?Gek)Z?Qt`X&kBGpl*}$GQ
zrYiG=JF&Fih<+-c>#K&wrBc!^NAkJ4Xlbfm(FXm&<@MF5jm~fOyrvEN)ziq?GqsT`
zX$?s;G^bw^hnH_q2Q~E&bz$Gsl0UsctL2Vp_E<M7%t~MD#sY5&2l`rK>*C;0pFV6n
z9F)&x<Kq3efjpu)PAzw2imDg~mNbZSRhd_`<6t{;z0U42aWcPE>YyEIWMUn)BM+H4
ze9s^zjt+@sIdT&bk@rHr7x_h0cC13a60D<SiFaYNM*Kd28~JK-+v>u-otihw)a6dd
ztH8o=-05iem;UqQdeZO1w<aF%a4%kSw^jTGH{QU^X^VXQKC-fKOtez9VIEv}I(U(m
zm$tgE?GDRp<=N?%hJia#_tp2kTi&t-Vp-tYf9degL}$FtqwUTxo4mEq<5kja_SOgS
z0=CX$5(a$RS1v|MipIekWS37tZHf3D#>0yA9+`j0dRMk2VxCnhc<7|Ck)(4l(Jgl~
zH(9y<i;v%-TnrFb=DxL;BPEYm@Qt^F|23}!{|8V@0|YGq1^@^E(S$lpfao0b72f~=
zt{Mmc4geGYaC0|bX>MtBUuSS^E@J@z5C8xG000000000000000008X0YjYyWk~a9g
ze+BmLmosB$yU7Fr(%BhXgisY$x(z~onYP!`kc6tRRtX)XYE{kH{P%r4A~Ok(TSihq
zu)8fg)-wfU#uFay9)1gtpZ;~De?R<d<8OEW(ikkBzb)q<KfN~6X43pW@t=0%*ZJf8
z>FeJcqo=zc8~w+}hWNotV>x@7E&rU||M<hd;_1fZ)BL6Jyj*--PCqyB|2`~dv&PHf
z;q`60oc*KmZSkdXH+{lW_w$$6<^1-`>#Q+<ZA_o;e_AXXpBMM@hi~*AeD>w(ezt79
zewsC2XUoqojm3lb$GeN0#=F_mY&m^wTz$EHoZmIh=6AEFmsw+qq3M&CPqX{Rt#}VT
zeo7dwa}15s1ztRToiCpL(U{Hg{j%}rZ25wJH_~E^{DpsSES3c3Z_`&ozHBU>>A8Oa
z+;5G?DPR?kI%dC`<b7lQB;bEqJYzzi@J3AWZ4N@-&Kh4{W)EK;|4w6pB8^{0llPZ5
zlScpIx5h91@wk66`RyP0@$07rzMcI!ldqb8etw)|rXcNd`t<q@=;;mT!|~uf9_b&C
z&PJ2pFo(wJXmT;UzHXdejvM{PRewAg4Q|f*<Hps^`0Da{_+z7S4H|(M^a2lsAH*Up
zXN~*W>vaD3f_XRSk>9YcFF^Nr-}p5BbB6W3o6W%$jcMZ!%v8|T^XBQ};^`y3ilzx9
zD>nK^WB$;1TD<<f@dAwh*QeLl=cAu~dV72O@#E8%9~aAyKY<5m{a=3icVfaHHYyVT
z`qK|TZSsZUbwXDD?}z#0tnvKP&E`+@*X-l-<BxaZ3n4?|OAulD<#q8H?0PqSeEin<
zC>Z}0gx&N!fBNBv|6~4i_xR<0*7#ox)TjUT!w+AcUgjU4Ff6T-!2JC9C~-rUrdca%
z{{Fuk|JL~L9~$`k>8Hl^1Wb0+cwIafpZxe^@!|E^VBEMKP9~#^ch}0-Hy3A@gAdt<
z;cs|T^VgHp=85v{zx~_4<HOTllm2?YCkIDO8nOA6{!PEVQGQG)=z;V8^@qk${-aa;
z-Ox8b_s_}?^(VzkhUcS6_RDxQ8UAfG<loh?{^jq=Xs4r#(e?YIhHGLuF|N+e<WI)K
zccbgcaI8*#MV|inyg@(3ODD=8_yIo6#=~nd>y&?`P$x;6zju$?E8>7YsY)EYiT(`w
zG@GYQgFbk+sXa_E23G+nlH{nj28`3D1xAVw`IH5-3@#=D$itL>snH`%j*?V`a@yD4
zW}!&y6i5sxr+xa6k0$;ln1&dRF%DKkG7jE`_uVx9E;#nIpMtK8i?A#!Cb+pe=}(4@
z)8p)9^fMnUXM|IHA=jX1e6P;F+5A1}X|qpz+5{Xd(X|mEB@r~A_tBu4)1aBZP|`rY
z$U=icp8Q0}rRw-MY-rfqz?B9ah*OV$qpve;eS;zBl^8$Lh}G6aCo!jL;T4bsrjkW^
z@S!nc5UKJPN>a&xcu3`=LQW`9VK|;Npg@M2UdcI1d=o;VrmA`gnmI)WiSSeUMpeM}
z=R-+EFDyxfe|SjboqtZFlcD!lxdI*vontJk#z;DqER0Z#N|xu>qmotc6f##qft*f*
z_rt*lu}k5D$&I#=fuFF6WkfAf($y?A_+2N~)>-Q6^6aeG+>_>@*xUs-dYGtk;yHoF
z!}H6Zhk`=6Xd3KdQBF<cM;cG*%E`hL4xX|qr?vIC)JKZsd3h>;7}w*$_3%vWXMQ52
z&EF3+4INH|mQ6$3h=9FybPZ>T>`Tqk0&}a20z65p!pw2(uFY1UrGw`OS2tPba@_uP
zaQ2};kT#EhD+92!eUx%LFi5NttS<hzrY=4-IFyjJF2`v-WCus-fohM1?IAD%O=QJ~
zR%A6{b&k?beOPT9tl~o}tfU^bx<_fZJ}l`fY3o>gXoYn(9FMYE9M(HZxrrabVL2~x
zWaWnjGVy`Kx=w{<nLv<QrzG951?V4eT1<^pY;kS}tFQu25E=O{53Icx9$5SL9eQ9%
zddF8z)sjj3cija`(t&0+T6Qk03x+4L!rH?=CP~^B7YuLNoD1gPvzk~4!v)hP;MgSW
zE|}1QoZNWcM}uZg1I+~!FY?$s5nQnL@4A%}qEl!hn{vSlQspl!{R`Mo9#ZYl1#9o#
zUgklKlA8q4_tXV5sT3%4`J_xo)$)9h%o$YjGSY@zu#=N<Ef)+Svidd#&5Xi}q`Nh*
zUXM8%3d-$*r9L@}>Vlcd$-)zsjf|+Y85hi@oGb<pC|=k+0WKKvORI)mYKm95o(_%!
z5vV#gJa*dcvvEl&3eJZ5iLij+^e8zCAveYzZt@O!iTKk*OnN<<5rhRV3C6IsjB!-!
zEN%bZN_5YsWxm_Mc1nhrfvxz^7}KXKQ^D61BFA4#?kEE>$(ErE3Z}+f9d>$d$d4`^
z-{*lm;otkr)}CR<2N<n118XK_pz8{P5s*niwrh8pl%##Y7f$7rq-Wak?E{Td3^pO>
zjMi0SVT?o{^3i-elJsnLeER_YfWadWg`5feCM+#MnMz4!91LEf&Yseax*eYkwF%%E
z3jqqV8(%5gWHK}ffaiTQXy!C1UMP)I`67>T>L)@@DW3&PbgGw1=|#8W3sQl|wD<0x
z9p8&?$15b-+f<54C0%JaWDe_YH#98I2gzLi!jh5vHrIyi_|au8Gd?|HiSDq#Dow1}
zY-<WS|IpBhoK|i#zHQUW#pWH=j5l?Yg(Yli93<I{8LtQ)(@lPssxspX;@S<L;#=r)
zcOgo?7l_2&Xwo?D4?ZXiz$$dQo$j&now8Mem$V8U`mMTCT8T>~5(W?IPp-I+#UwCf
zk;D^Eu+6ZTxouX(cdJ^Z)d<61N0YzdP5CT;_@95+YN75P7k7XBRSiXTU(mz_Ju9lA
z24XD+mlu=qrH36I*$9Q#lGNNFm?vswH4<cl)x?JiN9XQcQ}_uF$`{)3Mh5V-lGW|G
zKUm4?lll0G7{BWt-}EfI>T65_*nP^bQ26STVn|o&MXE5o3jZt0Fz^cc2NS-4C2VbN
z2_1=LbpbKB9&u)?V3JSJDPSM)k*}rh00sHvi))jw-Siuhju`|<KmhqLc*mEKcMRUu
z-9a&TMtC*4q87QSi-*w->0{Mx*5U2ahuo;j{7m}PWV<%LDSZ{{$1Z&`0jdJ<u}@o;
z)CuY97VLvp^wyBRc18V-m4sNXY6Tj?J_CP2hhy-7QVx}U4jjr8Q#aU$#WSqK+t~-v
zjNsKP3yzSsE>;f|J+QBy+<;sxc(66;mzrB{KWd6o6#$H`hg=yMtOUeVtvLhsWB~JE
zaBnq`WAK{Hle8V&Lvz=Pf0DM!1J?1a+>@YQM19gH`v*liEfqcFu~HJpwvT(9>u1LC
z84&9fT*A+uRJq5=yA=U@*XUO6VHu|o?rHCWd(_HwCODY7#ym|{m2RE8m3f+|Ne^b8
z(oJH_gIAbYx7-(;jQgma76!W_2#Tri{DH&t!=oxCIu+Jm-S7_Ee(|t_6-*RfUE)R&
zpic0xYdbPw7;M3IBo_`lXK0%e9`<RLPHB`@>`Qo07*)F!8rn4*<P53}L_C~RRql`n
zoIO<@1CH&Im064Gh5?Wo5Yu2}n}(Gnw7U4yTvl0RsER%w_APK%F&l}%B9w`@5SuWk
z4ex>QW}P(2CgU4AIf2SLH+cu<E}~1JRh_vu68&M{oCc*vlW$vvXEjF@b2>TiBja}C
z%_*y^l~$O>*0rLA3bBsy@XhscQvmW+gld4QBD^j_2ZeV5D5(pmb=2}!j<^8zG;S7T
zW6m2W^lo@wn?ju<e-*C-P+J!-0)!7a+XIk=LaKQM)Y_7Dk9hsA{!Ry=o(&M+>M_>!
z$*4AklIBsuYY}vbvqK^)mA+Aum_#CdK7dr4M#ym|yaGvos~r+~?FJ+)oVIM&S2im7
zmn~@@CA@%Mf2$P|Y2`pj^{I4ll<>;=AV^g99Rg|4zp(I91(iBS375AJNFv-32&q1m
zx<^TUi4)}}A&^F>IH;>6sdB(yDsST@VkKkY<cC}<0g{DEo*f%ITXJ}m9M;y{;sk+C
zCHWzTbb}+{7BcynDQ)USQUT1Aht2}D0AZ?4CzP(ITr&kI%e+8~W3pCly}Lq+myD7+
zHUNwOf1cOEO@eQ9ZpuI8OLz7kP?xnawT{x-hJauk9aH`x$8>!@sEw%d0F+53$x9ld
z;zN!|{L7UckrBS+^mH&7oJd1E84jB5_6aw%i*#9FKCE!b-;b^v*XR;*cG5T=HjdBw
z7iyZec<IFdv%hk^Kdsg<EZ2K~zg#!dOXZ5x)M3;=8~ta0GP=Cr?4+&+e#^gH&OT-s
z`!1tqI@$8&^_E;R{+pH2*}<-1q=W(#DeX4)u)h9qiRXFoHe22=-kvhFr4ju&yr8_X
zVi>cgKnhF&;bJ^of)Y(hZoj-_Z}WS!lc|OU)x|bKeY!4K1AQYDXf@NbgmwD`3)jn*
zGqgo|34!HJthuQbkXuu!wY+}=Q{O+%vX9eezo#!43xO1FTm@{0R0C>tXYe6sn37uP
zo|G-`v)gaa)0dZkHQchb&TvidUTXl`uFcMYp<hr921~YUyNi{z?vTVtdA$zyNGkg&
z!#3auJrq^!XQF1rts9{jAMUcJ#pmp6D-|5mb6UUvfB<~LTUqpiIJs#nQ$p%hf4Jz4
zhV{smH`oSku`;yl`a^Pb1-zElxCOeI3yW1RwLn`#FOdnOJ-mX2o#pfNIlFtwZs)Hu
zmg?JEKsb0a^*!URIJileS^U66=H;6r+}CA%lMwxNzA0z;>3Nxbo<D&%p0c~;T=df_
znMAGZfnH?WC`!Kd-W063$Ek#Y&R7FXRDYNwoPNz-UZ?1%7l@4x)pE~7f4_x6P>c@)
z+W^<44>@-+a9>I1Ex$ZvkF%$b`KIcp9L2f$wpxv@B~OoVbj61potH_9;w0jcT)E&a
znB%FNNgjPn;*(Uk(mIm_2`Y;CtxTdnT&{yaXflb`qJlB-K%Cg%Ou`bSb`EwhiBF3V
zI2)6wr8~NK0iD4ldIZ>H;esESCXv3i&ca?Mkv<xxx?&Q%1#|Rhk~g;=@vsPbvh9dP
z-s-LaK|`FAb4c|XK$i)P!PWpDQar(>MnJn-%nN8>4=vtV&AgI#4GkxpcnzA5J@U?N
zj6J{_n4pI}pd#<239aV+HMU1P1lGO~Z)BN&yGVktFrv9;q|eNUOMM{?B5ZsD($ur3
z0}{-77RK%C>u3t1K!np*IulT9H;vLIrsu`WYxXjGgb(yU4oA7wC4P8_404kL1(<w8
zu;5F?5k(!Jh<RxbdpRLDIfSK}?<U~%w1;JLnjCM-^ckH}MdH+>pmC(G&5h8cn#1L?
zTX{i$SfP92sKY}j?Bfonpt^Ga*x?aRHFPwZSqM%XF*F&X*)$G6mcU-Khv}Q7lOGOx
ze)6PM5(J1?K<9wwfrmpOHPaVTRRUD%Oy+l*`FThtHfeP-pDL#Dr-4dsY^hL5fXYQV
z(N6Sg3zwpi5wpA!{W!0=biz2-LA7&pjI)UX>h2H8;(j90@nW9*s3elCchK+%3K8Wv
z9<S^QOYl@U3%MoOZV%fBy%V$EshrmvT!dLhEuNq5z6mZk;3G164|EA`1{Lf;aoZ%=
zc(_Ehyiebj0*!hWK;K&ihS;*h0M5O|F1C<mKJyX{^xN`YpwUjvYP2Eaf~T7GBeNzi
zVu^_zH35NY@k;Gi8NBkbqD*>mtyam3KqLAN>u`j{=_1eb^ger*^zrR$Fo2QD;q=i-
zZlO<pRD-^$aHY%j0{0aAk)J{-+Kur%PBn${zRa9Lc8k0OM5dA?ke{7R<x$DdR^=gS
zR!?~d4?+3|x$@|y&9v1U9=JFD*X%Bzmxs=1&xhm`i#b<Q8H@;}VT(B%wvbBYTueQi
zE6{Y;+UuJ&_xe2ajm>rWG2hBOwh=W~+-m0ol}b{1cvz9pzyjfmR>_LAWW<hKH1Gkj
zqf2=dWKt|Oj~5MKWE?Xqq#5ABiB5S2FsN8Ju+NKI>RMlsP$57@f?A)fMXSl}-Jp~Y
z(CjI@f0$?YxNjo6d;B9q(qMWUhR{e?2Ot#0F-S%L^@mH=TF$T&sHTLU#Zt6X<dM}%
z7L)6!vskX~EG+i?>05@YHfEGiOz1x{R_+O3(1IQwr8SF1a{bTARetC&D=6y|ws!(l
zt9jI_xp$T(WWe6(vnyri$?oY1?G8}MNMEGgX0Mx`nCXj>7r?FQYxX*aNB&VPL8T;_
zb+tO9S>#CYqxE!_{&0y5roqE(nF+%;0Mu^MxSt7702;mCQ=g@SMAmvww;%(}6v7gK
zr>Esd!|){5{HPZX<+%g!pb;<^-D*G->Ogmz5M2zK+=&#ISgs6dcj+>D%wBYyqPQ=&
z!>d6R24#TgmW&NhuitRzPSutLL`L`DYDBp<2_ch;XekO5{+vF}D?J1vmC^sV8kpRu
zg4WNg<z(bbSipnTQ8TgMIU`>W^QY-!_BO?>HbtDtx99b6ewZuq${kNAIAl+3bk`p)
z=?)c_E$;41Og{b;X+K`%P)&0}g_yVvl>TrD>NWeEo98}f0dSBC<{|nZcR@JJy10-S
zX=Z_!2b4oWMJ^3*z+1X*CusILw<>&gE4*<n4jy8*!k)&Tjmo;sTT&TlT9q1LKwa=O
zD_W<Mv6B!KT6Y^9{b4VWO;3|vi@%<m$e-nAblCE+a!YtEs(j(++Ugs#qH*m+HXl}r
zENJXuWPmYgT*=5T8VlvCO~ps!mZ&(Px6xlwanf$moSe!`)NG*+DK|uXlS3OtO_5bj
zjR=iDD>v&8mxLxohPZ3?HEE`8LGq+?FD5QKuxJs%mPqZWK1I@Dw`I9Pg2;TCe2r&y
z_E`a=)Q*PCi;J>*+-=oU-zIAkD*WjJXUp!Dz{Dcn;qJXEB>-BH1IA<3`g{#cVr&a0
z!l^&(Wl*u(CYT{59Sa6cKytH{RyjA^$#;iX_2MmiUe2@18ca*86&<26KQRwPo^+bq
z=2zk(NACWgl?2Durgdx$g=0Mfu0QN0ce$})BB90&xd2ovb&DFV>{ixFd90fjb`?!2
z=mv_5+*YNaKU|WV<1$+Y=}KW>v^LdW?Z9Qx2^7rI^sob$j5PS^WrX~~fI%ym{D~k)
z6|lR-V|IH`$*00r(Sm>ayR8(n2LDKMf`D~GfZ-eu*P{BnZNRKr)F#nh5t1b|(po4r
z7Wkp-u?-7W6_l48;W1#);YXLCkm=D(tP-R@Y;dZ8RcS5)mVV2k{$?B136+IU@o^A4
z$nD-wEkl0vSKDz}<tG$Zw~9@vPm>Wm4+8dm^3w|ewq5zLGuWX3<|&{A#ZrW*Rm+_?
zn%h&Br4(|lvsnHif7lKzk$YMNGK3^li!ub6#GoN7J`6%8cQrpUGh0|mvm66QR({Bl
ziGMjN+GS5J;an8v8~!gu2*U03FA8P2gaMbE6P`p}+w?JlYG44tstomq4VDnFB;Eb6
zbY-Z&*}|zr7^^bu=!(G(E6tJ+WQINrgNB7O?FpP3&?L|fEs@)rpJb*&3_?a6Wgw&T
z6k*8Z&Q^iU(1;<(1gq=F2v{I8xw-j~nJO^=SuTUbf~#r?0W1)iG!K1>M@DJ4s1m)3
zM~TuFe&cCJ{8<$bB>-`<3T<l<r(N8?R_>89{>U@mI_azeZas?P;0Qv6gJ>L;r_QYn
zR4^$x&8zF&Fgg{r>3k|b<jS68n^1|fakX%v{{XkhLvRtX3|#U<9oNeYheYmI2aD)L
zQIn`wtfnWK3%VVw*RiD))Um}p_9W4P;|g>>0~S|IXby7_r-5``V@(A?Iqkf1R0IT2
zpGlS0@<<w;Hn0a_b2+;Ee4n9GBP1Dzj)7ZuW^y^Ihf3eR18HvEzODLR(&{dIn-Q%L
z!MvY6PGzFdlOmuFi+Tl+9_6<x9;&%9*}+~uSU`K2KL8m*n1Mwk1P%(QZWa?vN!d9Q
z9ev1|wNOA`US`?D{Hu_7p{zaPO{k1hoz-Dgg!hEB@J%xR(2i<(e+N`K&1TDGcK3wv
z@1smgcto5KZnr^8K{ruM0tJ5ex_qRSt&ENmG^0_AzA83`leq|uctlYB;Q|^JE8(o)
z<0H<~{W*KA+JXs~(XK^*w+)y`1lQrUkEnWn{PQt;`tmtjJRpQy8RG;tN>THTxH@Pj
ztujpx{8dYD%i73Hf3Ol+4vZtqf$1doZ6~r%D?Gr{Uf~aRyO1c-LQa2Bgw4SfFwN$o
z$HP~jB*6qSWL<}7;|i;++t}4Rzhb-0-&UUB_RUXP0gCqbSa=6!@I1thqIp=oUHxH_
zMNz#X4JQSZkLG6NJcQzeiF1@7H~wSM`Ld)&*h|@`#bafW2nc0tllpsYY(SXmfyyaW
zf;!+^gIfDfpp1}T(8&lAKtpBKx-6{IJSZa5c_KS!PQ1muP_E>I=jq28Zu5AlEEnqR
zs=W#wswGW4dwN~YXL-{Ak0T0TPzY*WIS!fdHL^28vpY0MPG`Bahf7jTsnG;wqO04!
z0Mk|*AeNYlvgt3+u*H!R4cS-$u6I;3-zy{+O3y+tw>Xnxf0JiJJ=z6u4r>?d5gwG|
z)P{ph$K(8Ej-Cj__}SvQG7<oIX6wi>O#=(57Qo_&Xb^uTsa}{L1d2AU5Kz8duv7Fg
zX(r-0f4K`ncAUHX$3<GUq4@Oe<#h(9c`l{f#~i5SNVRhsVe>>SXUIHBlBUbsOof-z
z-{Wy~0L!rFLp%;q&#B{*A99uDrGI`nx0xnlmXiMREl&DNL-I`?J8k>sMpuBc985c8
zX5cGpiJI~7N_X9pX}grpQw1Vyt4w1VZ?&p;N=4|zZnjB{ablN{=wQWb_V!p*D5f4q
z9X;HQVxF|xQ@0oM(D88tmX`;lB}!E@g{2LR*lQ=CjLrjcR^$<4n?Nr&$Q}xDMOO!<
zpvotOWB@XjFiu}t>F;0(<6##-v`$a}dcx!#VR$hP2|Oun<B-J6d3cw?Zg(Xe%u`<q
zjnjmez6uL@q_W#H!f1g~X?G0thc#f<(?x!GdOS@Z!Nnn_gi>I}FQFy8*;9G;$&b!(
z7Q*1!*n=WOE_hT7_>%WP@bD{E({vO9(mKL>F$v~Ng-Jy6V1EUo9i_lT!Q@M>_PHWf
zohi_WPE0Vhg9|(P113{#<l2A^s@g@bHm+aWolcUN`n8lDn%VQcbfr9pJiDfoulKMp
z=SBMimfzUU@S*;&h9__8zzN4FZTk26D;;>O{(b6|j{7hI8S)y2$SSYoDDc@c3IS0F
ziA;eFf&@gSz>=-zgLL;I5qTm-U?K{S*3Y>SAOn#t=O#$zDE#Oad!A~3G+QbDJbNDe
zLE%LI*FUR*zx`dE0z}+NmIrvY4}j4tcEffL5>1kvRSKSH?~_*?QWc~DgK&;j<(2TD
zy@(R>Fge^Vu;SdN4v2!Yd@w~k{_CGePvhw3Q(j441&sRh)kY?5VvSTJBNfPAJ}s87
zCA7AmWE2)xk(u{g7&HU9BnbMZSVZ!m=})7XPg?rIVH2WK80$F5KuIxET3$1dTu!XC
z)K^CE-EG&S6Z$YK4pl>aaNN}+z{Vsom0XCGNzw!@4-31CvPz0w-Z|vV!#EXtIPxTH
z5APgmlrs?(C1mtXLH1_nkU-TUyWGQby36D?-Xi9u8|L@3*>j!7&VBQm937fDFEN3z
zLj@cUbwwzTzC3t>p@4;Co}wAZDd+2BhlNOjCVv1+AM%I2Twd%6^k7*_Am3t;8;-V&
zNKk(~b#9)?9U~OS+t-pbae(&O38_<=iB`gVnEcSCh)UE$g%T~M^vpL~VBtpqp%Fd*
zkk3ixMi8iaU6BmQ=S5}O83e;YXe~`y&8E4A)1VQ_4Dnk*ThT2T+K$dc)2dRH6~)Gj
z*u7`BC!!hWqO13N>$&LSL%yEn_A2=e3FjBI1!Up-3Vg=#=xTf-z@+nA@nHo%oVm|t
z-%!S~oEF{K_!FwmC;Ax&$|~`dyDCXaq4UcR`Do%_4#V_V#HMB2!dwX@14tGA+=l7P
zAM<BAC|y-(a@;mj6_pbcQbYEcI<fM@8WSsmzOWzZZAH+X{-JAE#$aeVbuSLz=V5J6
z5a8J8%-9SHN|25>=hrkI)^N#)B*h^G;XQ^8fT5`xFFOh`Y;a)Sng(!}TdSeSvLT|+
zvII2fSY8rk+@NNve{d)XpGGw-CVg0gE2N2&^Lx$}^p;M?;EKWHY`V;Dp6(XQ<?Qa2
z0%zIDxPP7v2ZJm~X<P0*)WMoF6;lc`dL+WZ_u$hVwNQLkM@@g&r+C<%j1@;K2bbfq
zp!(V6y9~;1bW-IH56lZ=b#UKBd13)VH5^QaC)x36l3m=K2Y^BnOf@zQ-gSVo8JqPO
ze;^rOFqdj<(pz+Ocym#o;3r$Q?|rOvvNEKhSy!swHaA?MBi2f+UN#($s}}7PMzoep
z3tKg7GL7i3sjCuELG~a_T7JoRtBaAW`;HFDN9@xwnJsLDa$mI(yWGEKcXvU}tWI%A
zLiNWj<Z?_bthBoXM5Pulcgrube$Hb(0?}44FZGgoWx|L^c45N!ip}rm580xsh&4ek
z@0}Ex3p5W86*5L}^lX^Ul8$A!2Gk8<@DLee=a<ZY*QyjFu@9Ak3-j>hagMGExG@B!
z*J6ThE=te^dcEr(gg(RE3k#nF0)M&{T>z6#<@_l~+6dKFxBmiFQ7>ErmwtnBAUh!6
zMU0|ROMke)C8Gm1Q0baLf3br}aW<p|s@pkrzyCDHC2p0?F~kzKc~gFa`>m+D2-Vg`
zB`WwUtM>^MMR>UT5kM=ei7y#m+cS$5y#FT(&>voAvMSBvb`U1Cg5;r{YPX{+l0TrR
zx_)_(LZ6UV$q4I9b{HSXP+$HQdv<g^C1aXkx}LDIg3u@G1SQEgrDTwIThHjVCxdjd
z7pzcQ$)K+`%L!rD8kf1KwM`{Msczm{I~3Ixl?;|}|C9{YZ|{^0RxhHG5pK|yl?+<y
z?x7_ERC}pps4MdRDH&>uymv~5mT>Qs46Wb3DH&S5cuJ;dYE91n)+`xxwB1J~W0tjq
z?#)5b(seBv>i@fkO2!PFgi>pJmJCR>he`(Pw|7bgs~1tph?q=0OQvw<(NcOjeVs3=
zVooXDg2W1K0_}ekUom$u_m*_#Hl>*%JG>MAqOBck0%%mK$iN*A0-O_3f2D)Nodd?q
ze7<U0MAJ#dOJ5Z)kZ;j51;r%m5+7ZD_m%k64LKh1WdmZ+dz-|ktUO~bgFoz^?}j-4
z*3J3Uh}a<h@!Fi<p&P>ZXg<zw6`^2GeDRizaX#Id7?1c<cbR>HzP|?X`yn;kcD2(p
z>twyeFA|iT_~I=t;-gal)dIadPQ{h!h1PE!@HJPeZE!cMPXAWWfpc{Gv8jFI;X)%a
zXrcjg)rLg<FL6iHI=q2cqOSGDuB7q472E1GmAf36s79<&KX+}vNSwfF*nF%ZyC&*N
z5&s7DH^~}?UNly>j$Sk#wvs=LHJ}#vmNlfxj>Q^QmA!e^FtoO@y0KUTN_%fvLvARs
zSi`!ZY@Rg?KVolK18&6LvW9eVVzGwR#qqNSDxz(+M%R6bdvaiGDBZA2-0il8@o=%B
zFla#=3XtuHH5j%aTZ6F0vo#J}8w#lJvNhNoSHTA_YZx1fvAT6O6yxFVV2zz^D2!}j
ztPyoXIdE+#Yp{kV`h%uenupj8iT%JDwt6VW!{5OgJKIp!V2!97O4&+`Ij`7IK>fN}
z!(G;oJ{tyW1XcCBSVMn!eb(4b*C#5Asm~gOE#8JwHh(f$!`@|%<|taGq7AMd*m&@i
z7^1xnwsaOfI1MZR5k0A}+wiJ6<Kcoi3UH`=46-!{7?Sh#O+C>Bw@zF`K^C-~P)8yd
z$n21_5ty)S!#F(x(GEf8i)wW8?L?kMQL5HKd6&*8W>||cgx20i#sIKAWen67MP!WJ
zJJ|?hc!GLe5pd*;p@-!x+)ulj)zUyMHjlfmt1$@JeliA-MP!U_e)Pg*4D$?+PJ2UR
zxNlfXy23l;j8WMV8EoNX4E<ppT<BIp!1k0eki(CsF}k_aYBGlXj<v#$qI1eRW88WI
z8t9>;xhBWo6VNaoF8G3MycM<}D}&nm>?YX7!37x_dGDe6CeTLGC-&Y$kXF#&WoYn8
zu3{QK?&ulbiLt=;?Zoc58V`R5cL3V{atDEn=b!Y7^L)C0vJQ86!Wumz7<&9YVGZNq
z@8OP}MnhMMEl78OZZWyT6%GacYwHeAWTR)qLyz^~L@nK+Km0x1vD1KPUG9h)5$(Am
zqF6i^cicXvRh1BjP>8!YGBm|GJ2d#6zCM2pfV7huTXFbLY0~O(-$13^Rq+cOjGA5q
z5UPE|?|ISPLc1VS4_o?%N1=>xOd-gEQ0V?wbq_-VGIg|0D1m^`^rQx$`O}{>G}ptW
zJ&P~$IHD(52T=Nb2Vt=~w7|1~!iRRx8y)h|j_~8W>QVus($+5(Ag@C-aMoQ8v@PQB
z)q*V`qy10yM)7-XzBZP!R;7tkm)gSxODWibTn-?E&&Qkfg&>n%nk>s`JZwQ0WHS&l
zw7jb8Z=m-N{nbJC_>7Kb0XiW)JW3Dibv}{3ed@uX8|@y^8SLp!-W%uVD^$3*RKB9Q
zb4E1ysyzD}pc%xg>}|IoZ`5_5LpJx2n!Cu>4tP66*|l@RC&L|OD+chCavrvSZ}VJ$
z(L~jlnpk^BV=BE0v|vnBIWkCXPCh2bWdHLc;nmHl2~*43k;<v^?&-d?#oZscqAzbe
z;qH)_fKCaHUT`J|YLQ4+J{p1|KI9}QC`I@4VF6bc&iHl*phAl*zKaI!55%4ZD)FHk
zRbHtY+)z&t&A8Ms2%e>bmq_yHVy6;~;E_>G{q%yVXWV!e0#E2=oqF;^JN2lEjJSl2
zE)J|zf>>1J3KV_fHlY-HP=_UiRZ~_4)s%f~r7V1!P<oi`Hi&9X2n3?pZwN9$K9?r6
zdYH-Spl9~_r5V!YGvY2Hx)vQB=U)D(pnTfISti~Fm866(sX=%V4Z(lDb9xw@6#eRL
zs~$dfMK7ke6b(3^(X2V|^yg_|n>KaVnZjumvlHxN4ZE2S7eoiQixzm(k8||5hAvy-
zb2AsA+w%Q`I=(N<kGKl07QpSxB`qtd3&FXcr>}RPY60Btg`*zv#QNp!k-D;oq~KrT
z6Puy32LI|w1(O90>D(dzBClZVCY9O)_^i8$z^w`A_wp|Q?l=DeU_|~cN`1G+zlomq
z*em`8y8Y%~0=U=wO912XZ&IXZw#UDEVrIYi7slyc>tFOP+;jc~z=-@?nD;gL7jECm
zzHIsIUvzfkMF~6MUxv?P|5A^|DEwOoU=;mZ2jF)3x3Iv_M=<+@+m!1dLuk5YToX2+
zxJKZ6J<Fu9%unlC=4^I;$%<l`GkiYDie;JC0l43iwROvUZOH<%h>}(K3|o^d^zho_
zJ&Rhg?e(5T0QXw52;hG1S%fT}WXbMv*a5dESy8;1&@F-bkL|Z)#qwtAP;gHr3#5xE
zS%se!C|TknGLgNnD#uE3OQLqLtU7%n0-cWL^?LM_j06GaeuhHh8Lk{F@2K{ee?YbM
ziY$TZ^RkUJ(-K*aszeiACz-5O{DcE#-|G(a3wMBehaD6Z1v21l3)Gi$Th6AdOYSSD
zhz`fma%p{Gmxbrj<P>qZ<V9ZIbSLTpz9wRl2Rucllq#gSkxjoHBdkXhNN-z4{d~P;
zR2)s$wvD@m;O-8=-Q8tycY-@4xVt;S-Q6v?ySoH;65IlOLvr1=*7Lo8STjR)b@kro
zKC7pD>getG?Zf*PfaTLK?tm#S(x2B>GSbF7Rp&&`+$rSlUcr2ZM*DUBUtVqw_q9Q4
zZ+NWJ<-7(lctdA>xey)kr$am~Jddf}yfQhT8R8q=+)s$4&MR}tWPZTOIaFW$hULRn
zPqC2q@H80w=qv_X{_*&pH6vLn{z21ec(9LLVSVa#9Qd^fRTG9I6fu4OBA`Vmb}NTJ
zH5cPHLJrz4-{N3ip~e(zL`cVpH4BfeieYLJCj~Pqp{GQMgK$H~DJ@$^5243#@+9?u
z2_H;k0?96(5U?e550ZvJ$-jri+4o_mi_HgpY0B`|P7~H;MwNzw1ZMu}{X+eCn1hpp
zE7!v`Cl|I82suj!ojp8ExC~7-wdF+)eS2&s_m@|&`Nh)~NGc^F=jVNLkMylB@3Q5-
zZV1JnjmTaJR2<O3{nN#11XSuj@8FZGpch_2&I!QE>yt01&(d_x0~$LdE`yid`Q@{{
z>K1#nB^TQ&>{%q|wNNnOD=Snz9ATC4KnZ``tzF;jlN&%zfN^<YSDY+s5gn3Zpxem4
z-??Ow-u3s@l-Z^6^Xd^>+CFPET}mjQ&>zenVO&b@mu%fclTaDU1k1IrUlGa`)m>#$
z&kDE~Ddnkr4mF^O?;l`sLszLw%*L>{rOyQ7XOEYrARTy$mKyEb9RiSwW9xuVhaDIs
z(K}ex;7wo{4&Es6voUAx<@@%wk{!wLDSV>vVc>L!>&+a}{NdF6iX&3X^HSjLVLRlL
z!l&z)_g{7bf7)og`&bxJ{u#675<xs+x}~z>k*75HjR9&{-R$;tFh*eZWO~rYiye!j
zDkNd#XeYDna7=ZQAHj#T^zC-9!41%Xgj_Al7z=r^;Aa^yW2d@dmGsr(+Yj1XgRs}V
za3q?w+1P=yP|D>pw0UPay6pS?A012tS@+ddj1Hz|1G`l}uZL>W^2dyEw}*{2Ub)(*
z#4*)Z7WO~&)#kFJpWx>Ql`lm!qaveqd!^xA{vuYkV13<dre$7B(^rkr#pS=vJa$Cf
zD#as6HgR=wnaxJ1-=%@s1XpH&Sy=iY8*ID|=c&Zjc5jeqeB-OEB<hRu<Pjsp6^zUY
z&c@xzH6bs)^s-xT=<4kT7=eBop&XP&!c(*Iug}#8<mPmj7`NH6tKSt=(kB<t+mx-c
zrGVrq`K-t0)*a@Y#cdX%b`DaLkOp!jB37@nk&(HfgAT$Ara2?i7wy~TKF3kUy};Hh
zoe4Zx0mdXaK9v%c6Nj!k2y;}~uEhnrgG{DKn!6Qi`L4L*A6)kPINk|Ql{<szn1P7L
z9NdomF%^N+KE_X#=K=@EslN|yaR<U$`p|@fCr+F1emdOZ=CK0*fIN6Wu4wMG->!|u
zZdG`f5BDyAR@Uw+-TbgtO|{W`i|Z7n)2Drl3$GrsX4lfY@Wmz*UYPIYfY`TcOBlvr
z!R|qErTW{;K?A0Hus1v-W}4bdFmlp%<z4#K_d&?^d0SgF2NzttnU*#=G8`{@w)47Q
z8*P=&A#7`v<(UiRR_)(7Fj+7fr_7w%qN>26E7oW(UR;z6MA~c&mTh?!Yy!Sd+XQ54
z*)nXfhgvu1UNKkMg8NdrYAfAHVQVjZdXe97tx0c5*J8}MSjN&@vKfDJq{b-U7{p<R
zShMj(nX&CVVmfC>s2<uNS+)_Zg?7bN6m48%^w!xB2QfNo0#_feTzjob#l13ZAExGX
zNym0tYqedI8lTut@PAc$e;<*%=8Eg!v}~gh-qJ?z+JOiWn!l!V+4OV4rai2=b(RI%
ztb=}-ylK_uY{b6ZhVqgf8Ps`WuxOi6r}C0Li_rLzed<@+1_pBn+vZ?M^Wa*Bo71lz
z26_&{=$0pX*KtJn4-#FiMz)il)HLGW1ZL`aIJx=BtSnuzMhq2Mt$ioo@OKs((Oa%5
z$Ck7Ex2wauO+SnK88&8cmBF`WBym<v1$XW3*^4c~Ldm0F-k28B&lN(Mi!<wZmT17@
zg^-0nON6f;xSN9JF>4ORDGCt-f2+T{u{W+=3T9N0nV<ME;QOdaG((gbaqz>mcqCJj
zl}b;yQbL0~gDQXoBv{bIMskTa`Ae(P3f9X$B%GApG(`FuJeofQQgiHiK=+KPxx1L%
zz^W1A5=KjO-CfxeF;;N5%X~xPh_Q2eR?rYcak)ZrBm;y#oK7A)=z=d6YD&$k8wQbD
z*qDF{g$`J0Jg1^DAsG^5o@7P`iNdHhwL@{p_n%3ejtaYW4)~nn&qNNswS=f4B~hJ2
z=XyIJM!@G+{}RUw`zU{XKpq{Ab|<)FQ1&yRA9T=L63+<sk{pTXPG|>ZKGaZkbd4XJ
z?Bek97aIACDQGRN;LM8FM4+HO-wh8e76JX}N>7a?3o1J9kxPt#{$&l8_k)!bNJ=#X
zgnMAotZ~4jdDQf;@RC{EkBYscrG7=~T^ApltjPJgk@Ls$($<n-yMH~s;De&$Ij=5h
zAU#c+^-JR=Y~S{uHi5zpNG&sTZ<#Zd)G{!h%h8!!wAVsZ%lf0W9CjC@qul;Pgmz}`
z%rY6$<RsaJU`a1QkK=T(rb~$s4L}YBh0KJ=L1(GLEeZbUoCu)H>YKSpM8|AVXtHl$
z%0!zT#yejiu6w<`wdd_|qroFnegG3dA@pNX1>HUzigs`-&#E+G_RrQnMv`0<QGDv_
zY{gJ--qGE$5yQ243gKVcF-i5P8(68yeWrxun?KJ_Bd}gLofYxXP|C-|mLGs=+}6(q
zKMzL9?2o<`f`?aTi0s73Jxwrb9J}q&);V=T6@IOLg|$l}4#9M$p!GeQUb3b{CgZtC
zWE!#6Va=}rorH~+7`!m7+fT-Q-aDl5A<&1|xlI1#)?d)Z{Slev3C(B+Q`^pHJc^Qt
zWAO4UXjv~-$kUB2&c@?+;4y&<7U?O?NUi`B`%8};GD;B$V1^MMUs^OX?$AEhDGWut
zIV_Ps3QUSew8_w-f_Q`8s*=-d_<o}tr#xV8O)Ff?C*8%%T1dY(hC2tM5}CWvjTt@~
z67@bmh)&U)z|G!`30prc8cnZyFlWE=YVEsZ6)!D+nn}Reb$R`EKW~Xu52XG#Cx!0#
zxLlmU;lhjbZcl;?FPIhF8m_O_ZqK7}m2FUY_n*z~W`#+e6Sg-(!OY2KorHQP&2L_1
z4_sa>8Erh~zNq1ZJxed<e89_&RpsH7e%!ZPV2!s{i4jNR%zZ){GxQwmB_>e)(iNM5
z20_!kdA4&WaPWKsI6qkL#kRlq8_x8*o-y6E^nA2k7Z5niq%d&uBM71{DX|lSHr!>(
zAZ-#>n?U$h=PrIWQg4<Fov<!)3Pt7NXJuY~JCemKQx<Z!npTy&mXzMDsm15)5j7Vn
z)hOq-SVquR&ZQM;9j&ST({K-}=k^-m+-MrQ|NFdl8HsSH_0_psa4r6&@Qyu1(Mgh;
zZ%^%EdW6k+i*K#!XN3d?7N~&^I@*a!CaTL^;jNEupVl5OrV6vKhQrKtuglc=s1C@w
zmjifn+-ENQ+#!;qU5pw$VCDeYw49$B6P;k=1a4bL79k<tG#b%pm8%y4Du)-fZaN}%
z!ZJ!htwSvi2;V=@i@9tNr1vo0P&CXhTDF2WBvR!^7Zfr!eW2c|Oa}9((ki1PS!zsl
zt>KcDv8i<K(2^lO#FLRx8gM70Ux+9!EaB&gPCl_Y?U(XRMje=5TL8%8q8j6Bm956t
zt^$^`R}%c1&`?BY0H)NOa{x(;>cYY%H9^J7!dQpM!ordz5i)u)@{e)W)F(D562LuV
z3jzBngo$fF8;q_f^d$;UrkQ(6p9ZvesZPZ)N1guyJLxafAt2QKjUy#vc%-2PCo(h(
zz~YWi?j4@l0bqHYI#8$3iy03s00N1ElWBgc7LBo}JCw57Q0su<$;k{v$QUlpG^lj6
zpqb&z$cRPC%&;x3MQ8CeCekyg+CW-Q@8+*a%mD6M=G(Mr^mM|jdZJDL*~+@q+<{t_
zJBuEji9w8xU?n*mErrI8WGj-s@uelvDW7Q<u&@?MJ2aG4F@8yY2^<Y~T5>o>N^ilg
zMQNx5^*B${`zF#E4%C(X0#rjG9u3BBp3XsE$h3h+arMCHOh+G-OX}u{#g&%ayFA0o
zkHb?%F9u`u)wA@wo~2w2^8JLJwoI!vb=!&F9AKQp5%Qw)7H~Eq4cuO04glO^stetp
z(OEa0w<OXEi2^fWS$qo&MR;=EP~l?5iEJ}rilZep3&Vi(1bgFq7+?q{{u$&7fG1Rj
z>pc*S+Vtqu3`wh}g^LUC-C6+K1xK6xjYF;V`@tC1n>YPe%Uyt#W$EJGE`Z^`kHvW9
zU#YRCj>MOfnOSz=;}=Hh+qGKR1)N%zesw5S`_pw%;m$xI<Ee%gjge0HGF>t-gA$8?
zxE(-c)L^03-%!${e_{yIl&CMv12#SW+N9Fof>!(0<b9+ItL8do@Bhxtw*YoZJ^sIe
zH@Y0wq5<fXHO{oCcsx5$tAjy^oNASE*Bq6dR4lbZ{wMg&XP0itT1x;>nWz8~vk1y3
z#pAjLZksdgwO<clP|bHK!fWI%_A5hcbNb;Lyj9605KKD&8wp_7Y6^jOz{8in1F8UY
zy*}<0m<!gwLk0@eOozsxl%t@K&Y{$|ha<l*Z>X^5z@Z_Ll%cUGdDUBIw6t)%MFr&E
zTKql6jk~}j1d73Qun;WST|{dXH3bgKlSPZhT?fvJKthIV=RMlzLxmYyqmeR@_ETo>
zf>z<t)A>^k|BszzC3A;jru0tNzKb(?C?wbTeNSZcL2>!O7p@I0Xi@ka3_!{C7b3Ca
zr2K9CuX2%-5d&7w>}A7$Mc$=GO=oo96+hLX6vS!SAq2srt}dT3IQpN2nrqQ$>A)pK
z7Z;KY7KRRxT9ryVl!AZOk#47paItmxE5xYN;p*EW+B=iR<Z#UY>=QT`3Ven45;fec
zZB!{}nfGI1Xau@VssnYARa41(h~C8({*Mnx0AK8xYrz>yM7#^lhFTbflwrYPuyFA`
z{+6HL%en01KO*^C$;shZDZL%We?}Dz>^%8>04M#xqdYQi`s)#6?`=rf=M-?Et^09H
zMRRIN*WQJh2^1#xUttbm{{IV8la^uM@@k%K7jRYrsBA&=sEf?<2wrSN1I`{tIQT)j
zT;Stc&4pl1OJ;NK;2zq1t1iiAOMNVO=U3z0$;rJHq`(sTYX{cUKs)%WINi@WWnR~x
zeAJPQp!Ofy)?#G1_7@^$&Sho3Ih1DpDS?W=P7tIyGzXa31+YF-X^mp1aQ`x=E-qu-
z1qhY(YK3)YRWt#0hvw14ZUeN0MwWNIE<^zxYxwd{kpms;PkFfjgIHJC1hfts$v^FY
z%5?pc;<g!}lDM+|JCIfHSprTD|JIq>yDZ<cBuPLh4pauCD{D;5U^H$DuzGkqH?@F{
zEi}gh923+86fZvl&?o-o(*Kdbhlsy^!1q~a^zf4F-MN4WFJQ+&Klp1MfBitS!W|f<
zx_6&FsYL&4b&V|A@2P*!Qf~eV065}QXI^cf)4*LvR~C{C6uM8gBu*tesv_a1Ih5vb
z)-CKBE2tg3`*94i$WYy%S_B&N|7POdn1NN2=}_vDcNp?l3GedhtpIw^f8<4i5mWKL
z4<rs?IYqw5<o{VtEi*0ihW~Ae|7QjDHSPeaj@-6@DW`Fd&TXzN<gH%>2C%*<>wV~1
zyL}bF&sIm7N`0Q2ee76$_|CTp`WS+NZO#z#@|S(gThXgmjO#nSvnDS1LNJ-?stT8{
z@8T+(Sqw-{T1QTvA3`UL_8-j8TC~DZ`a@-I@f}LhB6s<R4ilGvru_<Zx-3oLl=H5<
z#zgFt)ud$RU4ZP8wd#Al{wrBt5;~T0e>AoAFN^b?=X58jp)9xgw|$*U14T<M-dJh*
zXIlBks(*&cRF=MH_UT`{fQwC=F#q4JN<rN1hIb=?_4!YbpQ2ml-L+0Q{}|yPUmze1
zjz$LtJ?>qmKr8yk92(JxLqDW&Z<_1;Z45jVv+pY1o1GuD;p%}B&HFRO{F#k3c>k#B
zf7$}GoqF5Um^d~yFx^Ivo|j(9#h+zSK6+`m_w|1^avdn_=DfhmJ`EhN#ZECg)H!pQ
zh}9OM<>D}^0IQEagcOZYoj%L|3MyTZ7e=b)W9KcVE5ssoiOg}>=6pe<R{<t6w5reK
zT%iFOym|M!>M}oVVD9B}UUo}`L~pvGf0@fHo%DX{bEp2#{Ccl0j3Od~s8b8a7!5pE
zxLfkWE?=I0)p7$v|8tIDg#JD+nGVvp76Lt)2AF2mr<vtApucJibfcGJRlT3>s3PnP
z&@ei)0_z4i%tae&vkwckg(twz9N!D4!vAkj%CRcY%kAAg%_>L&okkY=x29g|2bDzH
zGWJ}{^aLB}AyXcy9=BAiKY6OXKqBQ@EVjH1vz(f1Sw6F|W@!Sa#SgoH0N}aAKLv|J
z<xo1O%*L>P{h*WKf%;yq#un5Fz|%CtBO4FTDro_PN~=<Q)hD3MHv!KN4=#Z=|4$|z
z1_~Fs*IbMS3sc4Rn9bP@-Yxvy@&BZAyk)-X@2sU+@jk_A%7}%_WVY-8+LGJ&v31$&
z^{cMnHIR`K3nCpo+m<X}z3t~!_^Q<;6&oRWChead5>R`7kV#Ctl4ZjP!38ZSF%=Y-
zJ)0{fS1NClI3kq(R{U1_;1dE|V(Yru_4@12GFy59&S-}>h7LJ*bUBFvnPc=+C>ha=
zXa@16pD{Rx`D23%4_6y4KHmIoUyBi(_>N;JC8FxbdO`;OS(&yqJM_NlcW>i$_1rlo
z>1Sf0Aocc7SZ(+x8%X@L3FY6|R=EPLdEoh=!HKNhT<$ny+%{_!aPb`sS=S>K;#jZT
zX}=NeXgYxl)PDc!ODRry9HPu9^3mb-vgYk_u0LFHeEn_Fl)>L=a$Wpr<tpHnY4(0S
z@v_I~5Shbqv}(}ee^w)FM4s+|dU`qaP<cD9@+x(jqDia=D`j}M6AS>C7l-;^vxcV-
z<6Z_P?No*B_XDr<a!~YLJ}Ttzrq7+3IBy8><C-0&P>SHPjT0)x4#X+&*ec)Dm4}n`
z^1$8F<w^R(ocD<_y(zlIqd3)|b2>lsfP~x@AbOSj(4ddZMP+;z#!G{hqpr?Dc{89@
zO(=0TupkVz4AyfMnxB2yqEbR0=2!>M1CxM|=cD?bG=Z8VyW&LzB)VMqDkG0>)cBVS
z+^H*ke0!UeR&26dmKD&|2|sUha1--L%8Q40)bsF3O85y?q-M<P$<a0#ooD+zM46v0
z29}%Op>=U5Vl5$6FE&0QyJ04=fsN;pKG4y7x}0#wSBTZPu53_Vd57i>xuy(73FdV_
z2`VrXg^pztApKkITG3}VM1cBU^s&rHp`Zu*^>k$6@*yBK0J}Y@!91-k{(RyNz2@RX
z1I*=ODM70HN1Ls2bq%sDht0ze<4A8!w#&&6*Y*#%c*e~(X6QbSSF{M-WwprBNU2ho
z%s*L8&bEWFRvReBZfyx0SEfNN@$xKdDK2wKuy$iDnxnO>t?!_qN7DJmmNWKt^~;MZ
zp-)AMHX7KCjB^V{s&{jBY>-E8kMyUP7iBF+r3e^Zm6dCRjI{%@&ZM&aEoq8SlxxBc
zhLAVm38nT@(bWLWFfBhqB)+%F&Vl)$@H_&3U=A%MjL~-G%)YAVOCgj&cb&ux44Y+<
zr_8bY3+kw0t#O$YnkJwhAqKSs-0#+xNs-2@r|dMisVR8^mlq2&+0u*uG+j!HTQNF=
z>#cohs0q)2Qm{pN8M<8<wnX`^&%3#0b}uu%RYfmf6ZV>gM?fAD`6_#5Eu-LtiCC0C
zNF(!;0xT*WSM0I8K#BOxklf!Xp6f%^B#wGY7s61~82mJt5HYP-6;$!hy7Dmx_Lfu=
z8^dxcU-h_Lh7T0LTb*2nSf6nNrNU?)%1vZ>3`^3<qhta#zn3*M{nDc~?4`(3K7R6?
zPK~7cx`K5x1;z3CWkeE1R%<RQy*%Mnv~gS=<G0w`PGGN0RF7Q%%Q+=v@soD~DWkPd
zq$02FGlS2W2`d2-<K6xvmpzqL5%0yb9MfBG50(x`IfXJeY1Wo42L7W2>$1a}`|?p=
zGoD`gYZUXsiGJEgc}v;l$2A*SPS~uPpDA2*>8HljZy6G5o{@yC_+1(=FctGCO}!3p
zJ0c>tX1{PByZkM{z1v9At^lf}DW8()5aPyBTlGZ<u|D=xt5e7b*pMEkm8hwwJI9_=
zix?|y_MH%N>l5o)?I{n35)lE4F@KJ$rhLUz*4=kLXKesb6cYzovmBLpFOE-E`B-!i
ze)mAW>meBt?6g@OpgQHX!oJHuUPCP{pLPf!WQUT!d2DKzsJ!u6gTnZj)J3U%f49Be
zbH@@ChSL3}D=)fgsWD~DD2|2s0eTy>^XJU&j>y`u5vV#yn25E&9LSYyRDu}2&V^(=
zmp*a#aw}dU2}3d0TsF+%v<`TS=YS8};%qN84l;g2^eP`MVQOTyNe}WNxc;Au{88JG
z`>6#5noDI^v^Vz`OWFf(S2PJICsg8i0?Wt)sS?vCwBqn=m3vGrqLxGTWBQA#(V#I}
zP~;a{e46@f!Ms)ow1pP8M{i%y@>OR$v}Q^j`x^7E(XGtIE*ai7tE~oNT^edY4m+N>
z9oQ<KS3ET|4x$Piyf-+pvu=IrZFDjKJD>ATAb3c4+q*bW1*FQL8DV~<u-&Avp_x_2
zNlK4F(g-1HyqY4uT%f%4HaWCLkKVISF=H-n2f;`a2llFpUpAaR|Gre>uKC{ab@kHa
zwI&p^gHV?k!akT24jSYO-J538Cv60^+xFisv<n0!S>g9f-i(CPMhxGy&6y-`V<Pn1
zO4Wbo>FHE{wN#yNT4e-_IK=o=y|S@$Z1{Rv9nYnduBpUKnE?&wk%j0(ki}ND6(g_2
zmowZmaciHE`Qn)z#W1`uoVJ+L+Tw78QftUpuYt`>*=RME{6hp6j`1@{I6XPGi<Tmt
zv<puGq}HsF%<&+qn0y2r8jl<=hSO96mXU%gEsy+p?UOXa`0euXLVKsm-4Y@iMhUm|
zKU|d0^x^YV75Q}1t55+H5*C>mZ`1?7eyM-!paMl1t`KM$Rebp|6yFpB(1YmSNhq@N
z_m6R@`R(qw0Vg=eE$voT4~9r1xG0(cmE(s{O!ur76nxh3bPBOb25R2TcIybFbg8CT
z`4(aO7P%!}IaboFN)EzGBs^iK0P@))K%v+$51*b=$Uf$&P>W05Q*9T1Q{5x7tH&q@
zkz+xVli;cI^Fwnnfn!tsu^>zeAR47*LkzLE2gsBg*lT6lU!aURh7Sw-?pdD?lPom{
zQV2SZ_bDYskg63^*vL;lgTi4J_s6?SLzY8iY7@%(cFLtmNbzNYF)Fs+_CPRBY%66x
zfq{Iu%zsh@;}rj7SbczLlxjfb&9}B-2>}jem!*a*f3-F`>{&5i*~Ulc-)%cpPYEl8
z6D-)gzv5xNn%L5##W<Wr1|fw7wh{gLrvq_KGGZOD1q*_oZD0L;3yMYr^h$yeGSjSE
zZ*WMdb-{IL&CTcLZ3}LsHQwgU=i)oZ3e^nAt{fbQ`apaEYJc#~tqLe<FumR16DMpI
z-BuZ0n%|4if8iY3sZ~pTD8gBf4B1~pBlT4tzLyD#-H(`eO!MSjI~GUil}CAXF;mW3
z>B!#jF2%OTiTqT(-5)LSb2FFI&fd*|+x-g*hUw=MqY4udf=x7Z%a6r)=ph!+&@Vj(
z!;|d0azVMvJZG6Z;utNxkJ0+Sb=XucJw)miJu_aH?+(6xE!0sv<lXNs&=?K5iBvd3
zKr){2h1%>#NUJp?g1Vc`nMM(!ODT_F4rBrOk|%n0fN=Yug2VN7tE&Yo%R*KcLFu~I
zv*!ABAt^Sn9JgZN#|gy;kxcnXTo_|LSy5+mU!O<lx2z?!k1%n&JIz}kmb^VxkOGQ*
z@S!A@{KALt7O;C)oKZFn70}jB-uWkDwBYnF0Sfgy1`?xRR)ynwv7}MCZO2}0T)F#;
zB!aL_o97>?L3x4PlPk|aLdbO~f&|zAzjYqvLonPO(p5d8J1>=xgubg=!;?a2mr8@$
z_PNeGcH_?<&{IsbXE~(rZW|PUYy~wQ`29Y$c6jfw1)_=MCA%G)y2Y!8?2`}}LCxQv
zK7(m)ZgBDqa{bPJG<bx|!1zoxmv#Al6w%o>r+9+jv=o7>CJ1DL0UhcDLXvv8>;p*k
zubCWPk=Q>36v-{y%Q9h}$FNxClZWO(Rl;ESmf0L|hm%XY8y8o1E&_xe8cSDEc^%T^
zd$f#nm4<n!(!CI<3Zi!$h64JJa{|C)iQ-X`71`ubO;Fs@V1?s?f5#V)Fz3UV!ubxe
zIu4>nUP5UgB2bFtcb^D}y`RS`SCoA4rhcgkfQ4I4e74ji4m*9^aN}I1j<<^-sUuS5
zFaAX2W(t%`QeV!NRT*yYC_ey3N#?;iiO$ruzOhD>-bgd+u)nR1mxuNVo_s=e3!bDi
zB#eeK>!Ud@Z`W@(DyqbYBCOZq>?;=7)?tg$()eQMeUoii=x-IH7B+lUw3HpgA`Ku$
zIx)~xUq5KKX2Vdk_3RAFaemNZN3<aYyIY)Ln|z41$X(&o;BpxPAs|EhZH7cpTLsrx
zKl?=;n}a<Sl0a;+6|dQ6Kxu?OTKxm#n;MjX8T%3m1_iT~eDlL}c!dj>{3$Wdw9}^0
zunC-UzUE~vx~7~4@J?U$38FvwbqCIWFeuatlu$kKBld`Dz($J;_PnE(4jMnH_B#mu
z=?=-GD}GN4Qt;P62RRsGXfDA*l)6aIB5M1-3LUG6kfNKB-%;eI%DvN2rW+&f*sq~m
zK@H~M%K(x`UpdtQhE-E$e2g=9ai0{hA_c$q^VX25w&$8_p+d~)){vRvE1hwp9x~RX
zrbYKB+z=mrBupSXao`vsTRxcUInZHz%M#lFL&TKL_RR!A!bG@k=KYy3w89_TZm=Vk
zRmtNIFTP>edKP$umNs0ZQ?pR(vptveI<VPdV8#(>kGhfxKXxs&P8Ql(%#bQY9x<MJ
z5Mw~blSDUFEkW+&<o|&AJQu9Pm?2%g?|&?13NO<VYAQ#6s*Pwi9JcS;12F!nHvDk`
zk|il2h!W3aH4^>+Ade9sL9FEqFaCSB%rGTwM>W8>q7Wqc5LN{rmw=~oF>mk+F!Z!s
zT~b@~-^i3-{uE>Fa@KV|b+!;v)e<cJH9yFEu$q!%dD)(F(#kEg(TJV?A*Rq+Qn`S?
zBU2J01dtPo{j1|f$Zyx;c}4|g>rANv07~5FH|w#*4AV)j9aGkY813sAu#8$3P>X4l
z4L&=p#9v5=68vrb+s6vX&cTrY`)I7}tY;5*e(baXa(KW?B@ogU$j@I3j_j!9Kd1bk
z&=k*;uVLIC4SI}c4<;pYAX6GJ2F<%4Y4$mQ_##1ewr=C`=#)>ZpLnt^Zg=ZGR)tq;
zlk>ACQ--SKV0^cKJNtTFH3E!1y~@~iE?FLCGFh(x@A{rxJep8qR3Si?MiZ-t!b#)H
zKWQl6q;94ZfOO<mO{>oz(=zMO%e35v!K|!cE30THO2mB~ve;+eUE?Px%lIOn4KkMG
z{PnwRcxgHv-8NBzDo17Ipvy)erW-_cI2PpT$~#G=E-WL6ifct|=b{>(*`Hy!#Y1QP
z<x-tZMdS$+GDTHI1Q8-6cN}=%^`<7D6gM}`w6s--vG6d~_<6BAYkY%;+b|N9H1}=~
zuW>sHf#`I|6n`u0IlsG|S(d-^jPbA~k+SDTZmMp_h^SpbijSTPr0SS0M($3!xBORE
zuWL8$5ut1lB%Ps^mCTVOT{(PckBdxFrN7GyUhRSXRpY4H`BzmT{#uaRkr3s6_eR)V
z;~@kvG9q73td4x_C*r-+lMjeYU+xNUbd@63=Lh<Zf^TY1*iYC0Kv0zbjX>#dmdTd&
zEd%kKrBvvPJ!+J1hkX8l{++F$T35-(n4CBnzHdjNG^&8y#0l9j+pjC9kLjx*b;u|`
zbhw)77$w8%J{JIEss_pKGodJpzj`$tr|@c<1|Q1L?oM|{aK~Drs>YT08<`3EW<s`s
zQUFT+DY3dZ6fG!|s@0?~A9gn{*19(09##j%HJKTUs{<K*ZmZRR0PJ;2#jbWMWo|+_
zT*8xyk4rvE3uR1F{9dEi`mT-uOZ1elMlsP|M(0dmHeab@Ou`phu)C_6%Jsh9W8!s@
z?>BCt;d0$fU*#^8Xy?BDFgU@vX4O<}bNNbp&8n0@FwScV7RH3EXK1$JsBh1Fk?*R7
zbp{tgf})uEG)c%QE5KU@$Wu0a**;X$YH5kJ5&F8^14jY(iK9gcf)Rqi)kcB>A%K24
zdau{;5Wz;dw~v2fmO5%S+za+6Y`$f)ut>XEK!#AGUucL^*(g3>WB)R9)VRA=x9&i2
z&#crIi{if-DRd0~VWeb<_pH@)i^<~I5wjc0<8Fd)PjFkr%MEfkJN8m>s*dn5e)*sa
z*Ci9^<%E-nBS!<FkAmyP80*k}d62l^R)}6y>r&Y-4XH8oH5CUPPOvjv5m8Y!a7pYa
z=NAJAxeMqqJ+`oVXWJOgKU9<_NIgH_iZ5TcMLLf`|BXa(vtx0(j=il?>s;71T;J45
z7dCTBV#J9{lKwq##y{bl6l*zGlJ^*yAidX!8!M@LW!ksEgYk!g;(?3VN))Gt6sVFd
zeN?!2jB)5MYPv-n3-uE5q;hqi;wXr^9sSNn*|Y23_az&Z6DG<HDi4w_iwXF^iY}N0
z&O3=h;?OTW*gJyE<pB;vprFV8zL(-EA(KZrQUR`ylXS*S4wChblX=P9J4?Nq*7U_7
zl5IQ=jK{28((9hxht$GLXtX@tKnHY~B+l1@Mw$hJ#zJfztta{nr(B!~<S<wnGq18i
z8K6ey8v|)5sne~^>?HY_rfekt0iU=qiitnO&&~B1*ptxG#&74W*k;>{wExNlzcvh#
zc_mN})9dQ$;Nr2s+ii+r(W%JyrPbrUd^@Yw`KeIOhH!f5`G<TGF)Qm(VE#@%DLyLC
zufRe}Z^L<@e{<w|PBlDhKQq1jl}4|xXE#E=+ogHViGPM8uBg!*D#<oOI$xjT0Pz-m
zhx1#r@9C+JJnL{^&DyQ&tH-FBLa)qCz|~;*`KqpO9n|lPoQvY>xwE@5nLG9_pBFR`
z__DE$)dg^?9J@fU3N!cQhPD^~pi|Sa6>xX4;O;Am#q}C6N2{+bf&T{s<;_8q_H!c&
zOS2+8p(6u>;l`AH-M*LW^SRs86>3eecGDtu)$xWEqQP3@3Rlgi>IfW!Wa}kYOj@fA
z;;=Xq<3x%(N!NB7PGMv*^yhCS*bb-SRD&VyXBL-S&#S120bO?)7>po9Ao}chA05}u
zRM((yM80pQ?ru98cGF)Ad|m;<6hln*;8f@<_2E^RQ$Do&f(8>Cn6#QBR~s0LJo0)?
zUg*`WJ(eTnJ~eP0K~fGTFglnQ*ebH<tC9*4(q9l8s%WT|#@g3`RT{bZEQ0ux&weHb
z(99q_5*NEl)jU7;1!#!P${cSr^N5)~!G3N-c`DOLo<9+m)PvUsusFe!u+V}w^nJT;
z^T^gvgs=b5L}L<hxT5R|FI6&s)NO|6xukCgkb6QZA__FH`p7`{>k!3yaOPgxx)t+7
z;6yo>ShseGoS4%cDnP&OfX?lH?wa|T*T>)0bMzwldg*cFrdB1v(k6Y9g!3jR1+(Ug
zJ!E<g7IHIL$<bE%-yD_}4q_Bse2H!P^4t4#I{$U({hx@sD}~7Tc?x^L$Gg8?jVa%8
zdOW43CwY%56@|d7v$ZAj3JlDk6FNHUQBaRwn}11a)@Q%O7*}e)5?*MJ;itH?(W1(q
z`9>xP89<8n4r5^s`vYSs2s&=@<E-!h7MKLL%(dJ@)`^(Zy^<<QuQxXUe}q6`2x+b6
z3@L!(l+vEE{>d5RjyWt65DKmenE(X6<Vz%UwBCk>h)pNiOVC}ZeL;l5A$iFVDO>Vw
zSt=5z$~yp%=IGKNK(f|^U|d$4>5a4p2Y<wkg_;;5aQi7dNRT%<JVc-v_hr^hnO2{*
zNkSwxAaAL99TQdU*~rxWvM<?2nTdemHpm&a<`Py?IVK58(%yQ7c)7DPI{AAb635PO
z;*X*rg$Kbng)*{J&XmhzXCIV&p&eVtDj6>ONLf-ew+6#F;X6g~W*07305E#;!%k<j
zM^s4RjdKK4KUujplaH?*DcpL1AeNGb%1dFk5O_VwijEwCis|n#syz}6z%|aPu5PSa
z8(bh~zd|Y3xL4D(V315Ib4O5|3&Za0Vb9n+Qah!%AGfFFXwG2V{x28{-REQ0>yJIM
z*0U#$7%+&HIZ$wXug4;tBydR(B|3>8&t==2?1Qxvj-Xd33hUe0&e!pr{M(*I>RPfT
zoyRa0-c(Vg)P9?b#vkJZNb0SiC;y<PtDHr(ZVovQ*bLLWR7ZVAWay>y$mpER`b%O#
zGq@o*LS09o(d^SRN-)^nMqRk#_tJ)AJ+Z*@vctwQ8jJ4ZyvJx?7EXQ~mtmc@8}slJ
z=i#WD366xPXq0=IZW)P)1viqA6U@=-06eP(+j&*M$lzP(S1r(JelQmus7I2}$Y8kQ
zRrp!|S&DG06ABz_L{^?Ka}VQbFC^(GeHMh`+)n_L$X=nA@R3^70owaghb;)g>jtu3
zdygDEu9OUR@AGG6Hx=dvRX52rY=|ow<ZWWfg*XqGjfQVc?tS3*gE6=Y*KTe{kx)sJ
zQ*{+GY)J!86ipQohVZ2-lLPbhtzdFrD!+GXI#o|42rTQQ5MEb~8{;Z@%v9dJDwdKZ
zg@mBPBGRFBnkQ9AT8W>P(8f^I<}0h2M$;+(hsP4QwPdOOl&4+*ia@i7c(&geitL`D
z+grbp7w5Ra|H<|+W)|$yTocSBG4iOt*<91Y7K`?fG?o|f#lM^!jJY>(j0zXFn>=|~
zgVVoIKnK;5tIxXtht*qL;lq~cq*{Ia3^~VfWEQP1e7=CsQ?i%d`V>`d_Oy@5WSM_8
zQp{{xYqTfk&K`|`GZsgp7vfq^ZE)p*QuzUr9!{N$>#w1Kok!QS!@%EX(R}p-q}<$}
zvCbI2N$U&rs6c5y-pQ^cvTw1}s^=2%ofmz#1+Hdbm$?&FBlDWjJA_g7MAIQgklDhU
zh<_f%K5#14-1eilY8nreKmoDjKqo*G&-bKZb^uGDM2fjH3$0-m$>)aqM72<djq@-~
z%$yx235qs5HV2+Ep_OIJXf~oK$Py$E+dVfo%GLXe$VbacAB2Er47NL<b6=-V6+Ev6
zEzKeb1WfKikr<RXe?O0g_;~9{EXx08-J%RiRpZTt6;JTHw@20Hl<7_~F7HC9V<E0E
zMN&+1Ue?Lf@ovX#W<ZS%m(}S)2ea(A@=X$1Sk2&R;8RkNuPF<Jw~DTpn5m9f5Z%qc
zbl<m0_X(D5RIx4Q3h2z@S6Mc-w0~lHd{Evqcau|NV?m)IW3*)Iqb(4>@|~&&$4jjF
zwZSpm{BZ_RS4T3EHR*I8bRWSuZmt*iS8`Q4v{|;(?%1ITk#in7y|5>O5`&4ZJKul`
z1K)H5&F!9VnyV#4j67vuKk-P83$mv3r?`n4knb2id>nBCV-rU;`-c0;_Drgey;F?~
z9A;v>v*Y8M-;m2iF<9>ynY&Y2t4vHVqk^s$igxlHWYC6Z){d$b&CV$%MoPy;!>A+k
z)=@6ykaYFg#MHRhNLXL#0*i2?2TVp~rKQXPCNS}z^%KliF~}6S?|(O2b~lh;*_WLr
zIm<VE(dGiNkWQ$+teE7dHAoDZi*<8QqDi)Eb<gyNja1xL_$;SQ(*!|*ad|N(3}xau
z>%YOShYyfhBsL6ABxb;31s$1~^x0o0z!>8p!@#gxxpvG_O^(#&7CAn(n9YEZCr7xE
zGq+Fuz47d$W}(}?(&i<qnZ2@)C%#bzU$NR%;&@Uzb(ftcH(6-ZfSmK(V%iAqUd
zMMzok#sb=)Z0w?<8EX0cR8a$^$WdZJ<9B?c3qiY~_MXIK)NlwjFB3`EbzFqUL={##
zX>vQ$nVKOT+aB2&SL}@)myv3hlo>*XTeu-|TK$)no5jtia{Ly$bOc$M%ow~DlfbE%
zF_?!C&^~tKD=Pn()kO=Cc5Pm>X6Pg^`bd5Ho9eDLX(p>9{a;vHR_EQ^#NDyeduxs`
zjHgYqEjJ<GNyy-j3LZ6W{eFa04XsdVs4D6?27Zo_2;tH7cMeo*GbT}koh59V`#$>y
zLZ|C{!@*;q2|1k8hM(L(_%hGDM~RT4>Md(qvwNaeOMOet3ivG4-KpU1PTbu@E8rTA
z4`+~7Lr*1MO1ywh7JVSy*J~tP<)WJEGfdb7F0+@V=7)d|Ru+NkFKaX%i%tkdoY0;|
z_)U{m@xPHT^3Ee!iM`tNzd?WN&z6AR^`jC9*~)*Ny|J0IKrHhGhbU*BCuG+U?v8i9
z@0(4^eKmtGMm4M$t;wf_;;CSj5st-vVno2fm~5c5x0Fv1<Y^GKwepVt2FC=0?U3jf
zIr%Y|IDtnSl39c_nCN3g6)CBK-|*hSfrMFEKZr>y0xEpfy5YZZFTpQ=a4$oscLL|3
z0?ni%D}5APv78nftx|bIO$P%<iB7{D{*xJJ{YbXKu{nE}5}>2X2-6qD)gxo`WqnFU
zH)@K9m4G@}l{~;Ga@kPCQ6Ew@`$w4%eE#9w-`Es;68%y4xCR&jn%}JpQ0dBwU?k{{
z40N#+l#&A}i*7NsTg$`{(1umTj)HTq66FI*CFz}nsu(h%NXin}6~mBQA%$oqOGNuX
z@qVe6sQSUnWwxYa`bUJC{)i_`Yca9KI?F0MyKv&j!BYG>NZSsM@nPN8Pb~WwnI%|(
z8Ub@qyFuv}LIyB~b~9co6pec!1eT4Kits~GTu!QeG&Ch(nw>iRYKWG(Wo2fsiH=D(
zpMP~c#45}D9y4W&pu!WIKCTYUYlgB|%aR_u9p5<gpovDHE(JbDsZs*Pkxv;p$(BXE
z-an^h!K?``x?n-~j-6DC7}-U@BV*JNSs^cF)%{eg*}ZC!gtyzQ@mmk&<oOQ6AKDD6
zlBA%lT{$fmEFPNkh8CJHsW+nGqOg#U+c(gSr4>FHb<+qGn*1cmVGP=9gEW)&c;f-b
zWY%>0l$DK-@n2(@8_#Cu1MS;&LE+oNMy0Inzf_M&XswLmVG6OdfuHai8*_eBS`4KW
z?eDSw662%zdT^;^CRaAD2L`1OiYrgt9cWq6XGQ2ReRMfBbap&;XnpA`s$*&dx?D0H
z`jdPi&hZ$|!cozhQO5%F^s%WTY8;_gg=Ean!Gw!3bFcGUR1e9wX3U~`S-wp-<A{QO
zuL7q9TA~{zeJeh#fZ>C5Rn|wbiFv~5+Y(-WOp>bt%E}(Bm+je`?O%$I*l@^c@#$ty
zDD0(R-067*ctphmaD@BO@Th8V=ycX1swdS=+jV8q=?xw$`NNMEx+$nzakj@~wCTk|
ziUN!uy@}1ZC;CRwfZv~H3dt*cuc+U8qT|uI3i;^?XlcoXsQN}>48cQ^K%ZKdS&CI)
zPkif{K3Zs}eLA9}JpLrIyVUlh8Azk4vv6Zm-yFfWWBTOB@c6^+$sw49@>5b0YNl?Z
zXaPG>L)=7`UdpxR=H=K&UT{V#h(<yDA)`l}l^al)O?(`(;<>}sKJwC{dA#V++A?i6
zu(?He&MRr_83d;1D+G0@AR!fFK%p?G?WqeM7~VHWySnrsiFT05Tnyb=)0s|hG|4<W
zH6hIk>Q|jp3Hw-9?~JbTnSn4Y0c~D&s866%*7sF0hR`tJ^%&iGrD7;PxxY*^k1%Zl
zh;uyK4T_KWmSsi3^R7l=hNI^spIRix1~s!gzjsVd_dERo(@=euZA>T>>Q}JOAvVb(
z+nC$8De4_N{uwss3NmINB3waQHpp&2g4{ZKH7j68IV-zQNB**}opF=m`jBp&ICD2K
zQ6sZP%+l9U;aYlWU#gIDzlTj%_*2tQl0z)2S&MwyGQ7#F=%|m^V`7sag860s<6-xA
z8F4WyE&QVz^#(v6u85PHo1j*n+Yj0pkHYV+V53L8_Mgnekl31FZ}fxDwpqh3N*@Yh
z5d;s)unq?*Z@$z7Ue>@9-K+AJevfACNUcX*UK=>5AT!HaY)5l#r#&{vdIBVlccs-C
z1$expX!2tJjiPau#dXLP(9oGcRzQ|GA#LI8R}4Xc2oTZvWu{;{KlN`O4Nga^H9}da
z&j`3Tf%kwV04x4;H5g##FOp_UMzjuH=^aUPK2YkHqH}(&tKd>3NXpGVJRj{K+iOx5
zrE|N`Gs7^W|Lt_iwK(BNlVP#q+<4Y?o|A%hc-8UVsc!SQ+sv!)e)9_JQ(s|?B(EDT
z4RWE}o1RZ0cnn)gtb5@uf23e=M=){SC@mM9=Ut?*Aeu0VvOxfmCZ9*$f@kc79vO*3
z0gSBZ%>EO#E|^IPinjDp^Px)wUrg}^;J0SK$WsYtrhqp4K5Qrg)NqPwidM||Ovqc|
zEjEYw=R^4q-2>`Lueo5KYJ0CW{Cq=nYKun7D+S?ZG?InPzHwGRCFf>)7#X3Do)vpW
zD9gkV(ivgD-A<J$3i+t(qN03?O)|~W#WT2>6ERG0*=;k?^+Yf9%@^@!jaBZ%I)M`V
zI$b0l#``UNaNt|=B21#uj{s_4;Nncqo1jGug~!q+8iV=eR(9s&G;<z=(lR)cPuUn_
zOQ>3F3e3_MCBx$+<N;<akdpp6c5oILm!2QLscQvp(V3E0qj%>@OP{AnpR$3E?DtED
zSR`?@wx7GJI1w&x<eq#&jBa-)+Ds)YB8j!wlQ4~atf`r#<|r$0<POPj!z%7g6mE+7
z2FMhNT9XwO7CZJ3J5;QKB%F|OwUFL-PN|}KN7~SqKChg$PG)j?T?Z@ahL5|2!3N^n
z?|nsi)4l8tprk<5kd&fL^D`pNFmly^Il@BlWsh-}U6r{ovMPFwE$0*J7$D*x0cU0u
z#W$R9b))!VeKxGInzJ(V(|j`sAtH#8kYY;%D&!=0mc!_J0wZr%!Z)`Ecrl7L8G2p7
zteQ4HH_%8)lNZ!KmpUTZy4q|`r_W-V?Amfq?;o0td;N47NeTsWhFXY5n0blo?w!r8
zx83;+z;k%1eqE2eE7y7l@})o%W575Hh5txJ?@ldBq5sj@o0h+#TVly^qB9rEii>{r
z;fhivQ{f@9?>y;YR96*!?n;C|?I9(f?xzM;QQekHRbV`50h|xU8&OvVB7TP&x)}lO
zP7C7sC_77^U@Z(cgv61E?py55by!m5<<-#dZ*9Xc+S5buHl#tSQWnHRCX8i?3<Ay|
zr~^vFg25XnklZ$0F8ii_Br<-YR+C`+H#c4-1uX~>3_r!j3Us8t=BW*dUtgOkqD5)+
zka^C1)#xJ^IYQ&a1VZ^hK@q$n+`bux!omPFuhlMC<l>DW>pBiwrl6o%&%`?*W;v-0
zMv+ZI<`c!)%D?>BhqFL9NXs48{xOglor?t(Q-93d?$)MFmr~!Z9)4p+x%=wIj)zc}
zb8b^(`ld>P=ZVa}QMiy4*NQ3}{-X{nJRmuQ7HLZwLG4Nkon-#AQYW_E%)XO77Xf@(
zwr=N`!S^WnG7{*3O;@{VG7KV>z8;gW@%S+mD+3d5AXFwcs`cwRsR8Tk^&J$g<h$^w
z<tMS5c?r)4dHg*JO=qx=8pkI4j)L`1ny~i`;f<)}DTqV6Wnw%*?YWpFC!V&tY*u$E
zN7b-WVI@Q!C=~R>mK_UlBXKBf1a}{v8!9?c78BKhcWJF$zhKT|+@eu_SYocM83~~(
zKt<7He&^rpkZe{Htigq9oo3F7u&_mh&l}h40m^9r4u!g2t0lbz&3I-JWqG#{OZ#Vg
zieZA+zZ8j$AtV&GP5?VQpEpQQ;N*RlMNA?yw@kt*%Yi7I7$6Q%_!DsDey?yVTeMav
zY+EZ;j~MOgMh(Rc_Q9ku#!YT2s?`$3l)9qa*uPmg{yGDXzBnz@7oM43sIXcQ<Hu);
zKjIw{aY~%!a=Mm#3S8xYbjO@FUD;Bm#p`pzm2%m>Rxc&3-n$P1;<;T*pm1zRY?6h(
zTEV{D(-|>>io+X=plrqEE&LM>#qOrp96e_?=k`u0WemM<jY?tla!H42Flb_kt@#+f
zqbCTOs`@>u_iz0(86hd(=s0gV%>!Zax7}K5R)tQ(I~eF-U0$xbQ}~IixiMTVy*J|4
zudkYy;RzR&hl*;;tW-kgm;3IX`XFaaSy?rDhzdKiJWvjz&`T`KjdiZ-Lrzl5G`@mE
zW=`o?nX`@Gguq);r+pH{pVQUyD2|3UXH(K1h-F_X;)bgKnavISjaDW%RJMf5P;cXA
z9rqwUnTI((_<~-UahuEMw|S-w()uqaSUGnJ_~7%erN+Li0xk%Oz<&HJ#!gxoc}0=R
z<YPgnUjg|&J;+8?UGwIOv7iM{GEq>F*n*|Nx011-fva^mw~*L-_;zbemJ@r`1eEq%
zC5vOoHz5&Td3v#+>b&R0sxsfQzeha!Yk8P2G~FxV&+&OZW0(+`ZM74D>(({d2|?{#
ze-#Q=Dfn?xx=ZpUz+)?UZs{?PW*~L;`_(Dh`L+sJgvA(DdmQtphD(~3(OCS=%fL(k
z%{LGn{6eE2NVgs|Hrhd)sW|~MrRRys1UDB!VwZsx(c{;TSM=_Nl1w9Q{X?oc&(fZ4
zb#w%m`}BqyH8!Z(Wg^&4*uM>p8PH5^g0Jm1G8CGFu=@oTQ<tD7Cm-=M=4J@)96CEd
z$A~(=jtz2lVJ1B&-!uIPwC$S>+gd^{4Eop=0$fng|LJ6g^Dv^hB{Zgi6MdwMSN<)7
zTC2<D#{uKING_8PZ3%I5z++SheAIAGnD%TLJ6W4D#6$>iaW<K#OXVk5@~Gcx*2L%+
zu!i7P^Pg1F+>TMK`CAh?l#U$3d;*@*O%O#s;gnnLdZ+x0#?z$7X*Yl|hyySkGK$L6
zh_Hy7s1MF<j9Q2qz)@WFC}-OXMvY*rz#To%?E6J}7tHoU{EXg85|a|cN<$Y<!0Jay
z&cx!8{6^EDUu~}Q^J=n=gcTMtrgXXx{Hmg_wM0cv4WtcKAbnP)!;e)(L9dj`o`V)R
z{;!&S%ZicjI{|WbuvU6CNKb+tfejW75EX8qGXvR>3vp4O9lqrPSv<LHu1&cWJvd4n
ziFFILw!!{Sz^CLsqftJA;8c8Y4xQWXz>yPN{2aC6Tv)ie`BWjaykkRU>ZBFGcBWfn
z5xpahu<n=#%}&5eDLwuAQJXu0AmapE_&M31vwc8>gMcA5A0#AzL8u7|R3x~zvy}3J
zvzCaZR~o}aXbsjyHpowhXC$<*w+3A#_Aw79(~~DoA|^>BJf}nEGg?FS0G6=TPf}x$
z<t%2XQEyUa@rz9BKqg*^pf-{p!`LD*%ZsyEPkk7z2(wra)&khz!z9e&90C?r%)xFZ
z+Qr{<nbw;ZDRsB;9S2J~E}?Lk>?%OBwu?V1+=jT==W4@(t|<=+A_-&-9v#S+k6_(-
zoWk=+XKC$^BxoxLg7fjSE$uycfZ+`GLF&gwHTPl^vACY3S9HH~c<ko?#o;OWhr@%e
zF~I7%KEu-S(b(^NEsU?)n)f&UI;c5M<d=m#Brwb=fn)S@T<13v{EJ_KZ0_QWHxC}Y
zz`nQo@Oh$w7x$w}wx_db@!+187V)!&#iv3;2z(Sw`o2DRv=|qI&a|z6U?W*|5)&2j
z!TiF@fHBoP*Dg>tN{lqoN89FOxFv^&&kQt~=oT+o@SN@wo$?n^MfD1>QM3tod*acX
z+ec%Nf=m^OEr0~%J^((3Ck%2;&Vp44m7Vxj2cBr&Ho6Rjrs24%t(gJz8~5pgSpFe_
z1MhuhMo-N<m&dthFq1msQ{7Mi<yRQRrx$y}T9KQwCLouGmsZP>vuZ(fH*Bf}fD8#}
zaX95Ncxm$H!fO?2IYq#q5ST2l3dz4+d%CrUkX+}e@Hjv69EB}UMg+%Ri7VTR-m;=K
zocp%8BQ;|p;?bfZ4yhgM1ZDCo+O6v+ib>r}c~DPe2>q}>FN<(+RjW%9PnyxJKE8?b
z+a2(Jkc9GG;>6Fmo2rB4=Y0%T4^Q#-0}w7*WZ=cq6p1m{j9VD7lu3cS^UJx+j@6B+
zOU}Y+09Te;(8q-z4|T9|^fpg4+>DU1u$XWSmRHJ~c3h#^{d;G+(Yfg*F5m3;ei6n2
zd|?bb6^9u-5VH6g*!5u}iUl8HC$SxjLK2~krOq~NZbRUM3o3<z<`3XUoeA8MekUrm
zTfRs+I#iZLtxiToTm*RQtk1j{yWMkt5qW}embT9cQKl&&^@@O7bZJ5(bVNl<Bq{WV
z)X}X!S=;r4^Kx}#Nz2jAf*2Ge=XcH@J<SeyPJ#db`1;DIIF@MZ1PvYt?h@SH-8C?{
zTd=`hg1bv_XMhO|?k>UI-4fj0f`sIo<lblBdh7j|)r(#=)m7*0y{qZzv#W3mnWHOB
z{F2E&Q2JO^8;)V-4QZ?1e3wv$&!F&kipze|FX|ustxNJ+aJAOI#S?Ke+@awvv^=Qi
zw}4*P=1Fj#)X1?x;Za8a>6e1;gIj&9evRPUxb(HesCG?>M5OChE)cgvQVzP${sIG+
zWSfiT`d7gLqYS^iE{(?$n|HLk!0)h)fQbz6Fp7&zQUqS?P8~r#k?caeIsNEo^gL%?
zm2Xg!9CNwVc~}nY;yqMbeIZ$#&yP;xZcgooMZzz9L+%pO7L2|Q`;=}`6mbFvtCzZ9
zwM3QdocN2eYbusk)$mTwF7jgxdY5w>GynSg^ry1j4XEpUpxB0}vg!N#tK%+q%14ET
zVf0OmzvX6Bq9aNBndn-nT`}sFR*~_UdHB;d84(tvaEPTsc$~c_wU%7rS+maTP5&62
zSLa1KueGFV8OF|<skNf=eAXFjVcK4B8KJH}W>9+_)rvP-LbVE`<7bQg3R5fR={h}q
z%O@MihNnLaDqcB}4Jfq5C&hlP`~BNSxK={Wbg#X^w+n|5c*9Ya8;R3*a8((|60fuH
z8sDP14AzO)ENl|ELYt|ie`PeVN=T#?`Q6UF+Rndzs#BrjJoVPz_Z+9F-MFr>MH@9g
z;i-1LT;SCY{W_0*qlGl4?1)Cekvbop>=dS3t97Ua(5jsbJG>-y%&YUpkC<Oy*6ZKs
zb_gqaAPlGsRrJIuXkpVbW;mPk>$<->Z~k~TK2p|hrN%oBwGsMqs3AJWth=q^tX2-t
ztjWBeSX+>2GOM$y%=Ng7pl_tu6q-s~VUG4u9lZ|(HhsW3(t~NbQvkd^^$+JHs;`0m
z0^fLN2KdJsXaNh-^;Uw~)-WfezSW1Yv?_m=^(Qv4FVgnCAMZ?Bh1efspdW|4zXkMv
z@%vTeP@X$SrHP%RggB?hqi0i29(4}eCR|9dk1t6nT?bk%r#$6gH+P-<PzY~agFUhz
zD~0-a2lyw9Wt3o$3#X>`GXGlr45W0%<H8ikq5X)%9%YpB@xzdAD^t&%Tn;w1&^!X`
zcbLdj3E|6|!>3qgueTyFF+{rp1sMFK`JVnc5y@9PKT{0?5{vIyJ^>0#jO&lmm*87S
z&+NNtCK{M6`OmI`2tG{j<yG*NRT~EbGv6cCHmU_(ImzEXujH=;yr@&6Y$4c1Y*3|P
zVr(Ob`-eQ4gzL?-dPs`@`uv2HQm-}>gc3ZITr{|_x1zgqUFgh#&wV(#nQg0blROqf
zf!mj9??^i5t%qH9r8p;1cUI^-oWZex?M)E>_IKrDc}ojP2;Ps1=!4r=(?^G9ZZBOv
zY5eRCER!sVWQ4S|<|?6|35;-CYF^`LrsDnNnFyg3f8VoPIT!-9)<67@jZbQnQ9#ZS
z@t5a@1n3$#p8r}0X{~U=l{Z=@{|f36@yebQp{{i3HaYSMvc&B<c4~C!SOJ-~eIdN-
z(fd|pCT}N9R^pb@LvKsc3#WThr!FO6t0Ue>&Vs9_tEdS+izu(y65jCtl-D)Paf3X_
zQ6_O`QL|mA74{S<ovJX`zC`#n)@PdBWYK3@!K5K7O!vx+zM07W`g9Iocqx0kA)r;g
zV0Yn^NS#hC-D5oUVDm-wSmi{7G9&uE^J`DU$~(1^bTYT=8o{=QBfMrrsArH>XNzG#
zhPvE}j=)4+7+GcO$}3Pol-2COhnj4z8Z>2@m-?B2d)lJ07&BLT|Eo5yNm0Gmgn#RO
z)^x81e*fHwAnOw992XUtI44SoDM^SsNO!pR&LdJTMCYH#>P`keT$ly=T4-H3{(PXS
zM7RIBWEJAP<HMI3%kmBKsmoyRwC|F4RmESJ-#!n!y04G%9qPv*GM|D~lUsfFlO~0Z
z29&E*z1A{l`B5M1&df(0yC3*<%jW~{?AlpNkFs<`F2;Ji&4q+6j15h<N5`Xw48I>F
zm~+df5ApQIu~b28F^t2_&7qp$5lgeI7sA|Cu499sr(X&4WyJdDh@<w$O78BmQN2Hg
zK@#q0-)rqiiTO~6Pxp_DMImsT!kb4hs($U~ANfS4!tpfcevt0E#gaOeKaQ9XOZi>Y
zDi2-0w&IZ;;w@PjIcy8?<r$x3{lI`HE(#gZ842nGN;t8+jZsC6_+jvc1aY*QvGwZO
z(#4&Vep&pCpg<m0z~>SRbCLZk`YVqNq(Bjk`H_W*m6Zw2*I%jPaXKSU-<afPyeXj8
zfMX=_ffjpxy`^hV1<4-8CobH7NH$U6R)u7ye`cq<m$y@aBxP>$GanH8yDC&}OR(Yv
zqR}@-XSWj<IVwRKU#w<G`W%fQYEqHyG89TJ-r&Vw!c_oCA(|=x?5ltfZb3!gW&oqP
zc(xi4=aKCBJ&=)m;l=dRyFK+5fcbfhtyej~{OV9uvGTxiU<*d|1H}7FwLXwyu9<<`
zxAb&;9N?;lAS?-i$45{u2lPdZUTP^SKN{@>8J2PJMz<iN`CA%<A-qz<);l@_B10X5
zM9~^%5d@uubFt$5TbywSUBI$J%02I0$B^w!)~nmp!+4fapdU!wKEOI;7?*HVXorF8
zRb=6GG_v|=Z<)h^5AvA_Z!H)1kLvSDd?Rh^@ky7XcjaM&gz<2C*00{GflO~Ra0$bg
z%xy54xC)kGQPAiL^{nwlt0bsiv16|WF~%?2SHF{$?6Sohd0isGxnnJ;Wi1$0)QYO1
zDq8mEZ)hurB5QOMG(}8p&_FyW=#?{e7GrqR7l}1x)QMChel~M!ank$+3G)x(deE<e
zpdn%8;z5cC0>*)^*0Ewh-r-Bk4T)Qo>|7!p+~ND<-XSO+Hbsw4{hGkq9c!IPK7|P!
z*}3}M(z6He48tg_;CMaX@pX~t;+oMN^l~8&In5=l=*j$)zGp^!r`jU5*E-Ca@z<g(
znoCxF#@8e5z1v&@=nu7KKP<tivtS2bnJztOGJczR@q15Q(ksNBP@hVJYD9b~rwSSS
zy0de<6=m7(8eCJZA=;{4G2Uy??G-f!N!3@R77qCik{0D1N4@pmR41?m>gbd6B<$s;
zXw*vwc!R`diMV=ND^$tl+?=A!q-H>j#CO{((eQAP<7gFGU2RSK>BI0txB2lzWoI2}
zS+?q@VoHIiRe%=J_e2u6dCh6P!RAqwU!d!csi!9Am==gdvPmS~HYF)J01p+6Pqw4z
ztr0U#x#&NWBI`nCibm04sGhp&Iahj?ukJ}IJ`t~A`X3H{jHr9O`iN-hD7DgasAhpE
z;>87R0PSot05x0r8xk?OplCuw$;x3NQ?fh%b#5gN`Wv_<$?m<lE$5cVT<<cTHPr}i
zE(7$9Yn(oe0A{4kYr#OVgpV2m!uVr^Bby6iFycCuY+|>^OT4{W74Kn}P26--7}^VW
z@Qu3bXbSv;CaXUiLP+lmT=UB|=p*t`t7(n!-n^po`8v-RkTeiDz_9EfIZYrg@x~|u
z&fD1kYnJkGbVycsc5wj)j^xuvU*VDXdMEP19{qa(#<$L@X<eqag|7*G#faaRhUTUX
z1l&(WQyy;S7sU2)o~1OxwfJ;hDzV34!wd?|EhLrvV+wRcM*Im78BZ3O@YRpu=4MW1
zsHIVNYJ&aO&{X9+`1dC(BrjX}Lr||D<~Nv^eSFjB3^U(%1B1F?Zqbb0i&g>?b_W(_
zG60+d#iRZh4-qQY+kC0n`vXB`P{*Kwx>6$byE-<^(srh&zTeeGxawHZ7W_z{Cv8zO
z2TkH|Jhv2jF~S;ZwmEWD!mLF_9NjjeiklmJtK&f`b7PK7r}9q6NTfa!uah95I#t7l
zT=gPVHUFgBFS+Y%FdQFX292yoQR?zot7+=|;_^v1iqOpghGTph_g}x%wGO=U!4_i>
z&;zMQ(9M~4%EzX!B#|fDuL#9PpuDg1i!uK6m0D#naXsxW<&EF4=PlF|NYao@*x3)U
zn`W^B;VcfFPW&W93z$dV4IAAe$M!L3_w|O|KbAm7ct+LXu|2H%UCv391F#d13oFwu
z4$ClzzqqUjbC+>{QHSux2GG`YAzG11%nRRk4#Cz`C%4?u$R)lRe&*zSXAOFzSK<X+
zJrk3<E=PEqiFsGv(r~66uNxE@lhT`xFsU{?OH2&@3DW{3O=7~5!i-K=y^Gi@ZnbcK
z>sMC(NSzL6io~`!!f*CVjdh`Ffkj!u$|__XAWCM)Q#F`=G5B)h`c3e46Vjm?zFjn>
zRs&Mg+rA((6!RnliWaSlC}Ho#@oW6gpR6~OKC(KY**9XYBwNYfO&iTkbGx+za`V9p
zlFdte7oRoOf~_i#LG4-Tqr>|djduddUHL|$Q`4{DnOW8qJHeDhp~E!a^Q`dKFlpYS
z%Z8R2xx?rXw>P&gFM7b>>vNZJ9dQ%^#_{TA*9lXx$QW*gla@~6E`Aw2(SP8{wc@O!
ze1j~D#C9+Cw$$jBqoB&uLW7dshal7jQkiO!t~c5mI_&b4qs#dCRaA?4KxhTXES>tD
z^wS_W)bj^h({Raxuz#Kh1TI}%F=ybj>_lR2Y<${(#Z0XbLuErBYu`WVS^kd?4@$W^
zGdOn-4eBsdUS72b7^a0*aBEDG$SdA$+t4!@#}|Qp)&#;Z3&2v9mmZBNbK(8V;b~<}
z#+6Ojt!zLcy6Jxmg(^}k^^h}98=;Ov#|UMO*ma+48?f*ABa6YM0LstI(zMSz){x5F
zeT->9Aq@r8*aupj{*Q&walku0<R8_?nMz-3NsI!8%ct@x<^gVZwon6;|0)%i(?h0$
zT7a0IRt|v;nxNI*+KQOL_<Cg>x|t3%deA!Y2Cx&F)4$#<|I;=H&(KlO=X@T})PlV>
zR;l$BL0BZq51ZK{L9w#@j~T(?;E~S1z99c)ngcCj@83?c|Kn_OJ$o^+{MQtLmynZ1
zvvZ=w#rJe%l-T%hF?-Q}`a(PftUj;q^TfZOm^v|@If+|K6edMM3xpe9$$aw`jym+A
z>6P`^N%mo&oa%N4B_FxXh#>EewTqFmbD2(0Za8vpPfMloSVF^GU0vM|79w|p!-}A9
z>vRMCieMw7QJqLK?x6_A@>UL!Hs);lv|#J1Sd79}Rpi1<4iPy^N%~>Su?IOGM<!`P
zr;omS7Pq!hV5gTKU(`nN6lW%O5EN`MlQ=DmKQO`1*wGCPDS{Ra=mv%rld|oz(yy73
z-ml;)*t>UP+k6cMI2Zv3G;=2=ZU9Cpb>5Il5H=Yrd`SHOz^((EVFFLlJ}CXVFeN5^
zl|_O53ZVSM2coGKosbT^z5=|Rz*W4u0+e!VGyUznb^yR)1Z@8^3GR)K`DnU@RUy{B
z7%+Jj<4%Y*OA2%rI?x%YB7a^ngU&#b{_{lkRT2U*fw67n^Mjsm2ewrGpUa2oK@UW%
zVG1`OY${f1mdRLvQiq0ZWrs#gLVB<@Ps;WVSk;y%#SD6|5lJ!I1rHBoszpbo11nS0
zfzT1Xod^d&djmobe`gT^i0!~`<>UM_gUZHhz!`M5T}W>udDP0XbZ#r9N<Cdrq+I`e
zFAVUu)6|GzdY(o>nv0t!dRbOzMshC&yyvhJXcv<n{q|hQ7<q^V(z~boJ?I8{U2nB$
zuFXyGDydOf<80=eKRp}$sP%@txzHVZgocJl;ctZS6jnMkq|~dCz{DLIp_g|B*n+HK
zJO|?R7_5zy3if$_VmzTJ?KS12`X{(I|BQu)6=!DNR)QXp6^FuCm~LQF5j5egI@+gL
z841Wf0C&(?+yF4Y)sy}S$m*Z)xq|-m!gZIWI@+Ts{l*wWq4ow~?Mj+*eF-QB&7(t8
zJ7e&torUk)i2+4%u6GLJ97L?}E6^~F?C*i)V9||$R+Sz9wEP!3(8Hi2Xx8^Hf?_y}
zu-~yZ)?=~mDYkpq88J{2$F~O6UstF^LK7-tgxm-{@E9Sd?n~0k7)2Z85P&nhASA4;
z76xhH-1Ti~`t0;o!aqR~{5RkKndmSd*S~%5?18n!A%@U)xC-K2+E5Jt9Wn@8it`GP
zI35m2oETJ0viqj<H}W2x9rFr*0-^us^1$?e5b|HpP<3=jG1~_J(+o<5v;PISnY7JP
zsQtFOQDSwO=JYg1Ku>50SpEddj)3eh9{-aL?AL(Z?eRYlKdb6jd_?y?UhYU~(j4)u
za0Fh|aGV=4A3VSmDyKwaopl5mGU|SV{x{7jRym==VCH4dmBU-pyijR4G+`&iH@H|O
zRtcqaqh&OhJQEE}p3R&_xza%grSv5L8nA_~hkZc{D$99dW2>8vl;-Z$j+Ah2kw61P
zD3<0I|KLPI-}Mhe!t|g-5oDEav=XOhWo>*XM$f9T+@XQ3Q9+dkr8M2liP(QeodlYj
z&yQx%+#uiW$N$Mqe0sVbecB(U!pr^5&42WMT=OT~f4Or!5%-6JLt~1SSc>kCUi6Xs
z+fZ7^K-tJ*^#6$xE9+lT+DP@HHx`>~^oEoMTA~q<{a@5x8dD785Mlj;3PUJ_3Ze4w
z2TA+UV0>?S7tX3X!29gKI67D8NWlZ!83Ao;p*pd!w*wsnbK2izcj-hYrAu_S{?UPB
zA8&{%)1E$mgVhZ{O{k7@XHG$@3Od-oDryEDy##&a{|tLAR1A9*&%C`Mn#(uBe+Th5
z!j&tk(Q)Y#;73(x_mp^6GJoLV2!#jfUwHf@uKycDnzf983IDfTt?EamU)LT8|3UgE
z^qFiKh*+hv5kuMHq@S<e$f%!h>D?E#vP$TtQaAa(KXZK}b*~+%gPoya1)quE+Q}30
zISkmkHR>f?Sk;$*-Itc*QBz>NNIUJw?OA5l^CKf`C0HUR8`+nppA8I2Klb*5&=3!G
zCrqswKYBsF?R!J7wxSAzLhElt_5W~a?Z1;YFCtwJ6a4VEEj{aB0js{si7H5~hzIjb
zDSE4o?t`1c06eT<UHhWi|EAPae+A07L&Ndk&KU}qDiHtYcW_KExGjADOO}P9LP)4U
za`{L2{s@!yAmU%z|E2t(qBsu`t90GJVvD{ws`yXKaKOC}B(m0zx%Ph-dqmqkF!}=&
zuK#M&H!g+8YlBE0a|phj$K(}v!)Hxb=w|T$eSJWL=01KWf9K{bk-x^9-abDjdnvY+
zyJ6OqpcQ#OixtJ>fT8rBNjI=pldERnxP8#7g3-EI`DfontH}7-jWf>M3GOZlE<Ekm
zGufoZf_dCrZ|&o&N$!XpF%<ZRw1qT^H9*+!>*J~up{vvTY)@ZmG(Od`iyekdKL3>K
zxN5)ba-F#cy;fM9LMZeS%Ks#3be{nl=vV`IXhs!8KTkl{Lj&pWLz<{s(cp)cXc02#
z#q6Mr&<@heu1&$kT!;c6JL4pd<0-Pc;QS+3nz!293>^gd6Po>AEa0q%XOL&kDJ{od
zafA8<Oqn@-@%ZzRu}y8~u<itgmw<B7VAM+xbQzxCUz&ykLYKwZ4vl;$0apG>-yM$8
z@uA!vSb`vb$`#|U96$;6hg9F(1`qU)5NBu<>}|kg@1eI5i4$p8Np?mllxTcj5J@uD
z#@TOGlG*9Al$6F|_2JO_fj_fMm-su&KXCd32?9K5vj48=0=HKH8ihEF2&=f$p_`vD
zi@78g0GSn$4SR0?Z!3<anc9ru8uk?N^`AvLi{}dhGHj>sl|+&dlwU1Yl}X;nDU*?y
ztO#Jy7gkBCi)a8DeqC&S<Qq}(+2Iw94^Qri@!jFu^{1^<e!|w2RZ5?wRYkL>+_v@-
zAnyM5K_%R3<ni!y0eW}9A>;>+B>3P{G~(~#yBLs+N;@K6{afZSmDI`+K~&A-xv74Q
zU)5hd3q}zsK&7#%z?1QG+M0N43W!p_JByx$Mh;kg^?WFwR=--MheP9?^Zg)IR{_6+
zM8#-RaRB4@&pB;l;SJ&Sj_y8(r?tn8=iOhR<c%p@-XCO^F-K>T9<H7@8HUPaCAyrp
zKb8D16FQte>wD1CKK^>%-g;;eRTvBzfs12jLEb!wQJ>h3kd2ev)1KJgwC9SMYcJPb
zXQF?PJjKam1mGzQo!jn;-W%i-BBoC6Io#d5+}x%UB#!@tI23Zad+M}V7yg2k#FY2g
z5W-WNPSVI2{7tRm;4pd~Gf2codz_4cTHf4n1zC9fK~MtYK!wPs^sv?r9|cSGxloV`
zPzLA<miQ@Y3(1lJqbW}Hl=9rwp%tYa{nm?XlWg7MWMjBBxt!1C(ATY2qfhZemuZAu
zWA-{$;V0C>Z^Zv~OmX$wQ!SW7gUZs!+lMCnWcM^@kOBTPifep`<KBL|SZQi3LUp)#
zEZuQUfD_+OaV7FohWxammsfpitJX=bwjc*{Z4v?@^K7b)-h+nE=j`A_y?FY_g*0<y
zKM5lBrwEDXNwDn8JgU~)hC9YP&+rJ#k;Gp%{4}E<aLg%@mTt*DOk&75N|D%|YpoWV
znuB?G+V#KkmlYw+w<XXfzuBT`vdMQs@r>YUyTmNc*VOd&G#+!hW%c^lY-pNl<Z_Ms
z+9dTf_l1PHI0oX$DRaN65!qBUQrEfmY_IGF7h6;=P$(~?AuveyWwr7pjYj`DcxX4S
zO0vn}dS>kynElaDsgY<hWSNV>=GucRv66(Xb>x@yh{t3xk9)H0umk=pBI-4HA0V~l
zs|8gF3N#aSssyrlsrdK%893U2h&Kv7rd_L?Gkj51v-T`cLyj&(SKCzmy!YyUvC)^S
z9-$AvPBK<6&OA>%GPOc4=R&S_PlZs`xdfIXhW#72ran<otmIjYs+FN3E6E~P&Uq&m
z?nxjQeA(7}St{BoQwSNVuysZzk%LTsM&Z*RsHv$Xh&Hh@3||gzW++0!SBasC&X^`T
z-`m;@h@Xm>bh^Czd4Fu^(HQu$q2nF-cKg81QFLSOw0bMP{OD+2e(Y#h5`6R`L*D8w
zml2>qDE_O@2F{V%l`4mf_P|OMU1ns3-tM)+xJ}Z{ubJ}GpLQvCA82*;rGU}BibfTZ
z;Wp=IyzYJ0dG-Wf<h6Q?!RBpfl2+cI4LHWH)xn;d?J9l!nnKO955@UP;ZhqkFW;bU
zJ1x8f$RQ&Jl&yTCr^@pkA2Yji?o}|N3>2S4?-Js)kw2hyCfk}=h$O0Fd%mRML79Qz
zH!LE^A4IB<O+O%cfqln1TmGv>O*4}N2c@Ik=!{PAy(wbn75NcGJ!$O1sR{&mm+cWY
zM~HLZ)gFahGJ}KOnQ806E|U0S{38iWwi6b95Vxo31eWSYM(mv9jUp`HBzes5wV^UH
zBvgJZjUL{U1)~%xT0)4cgAlc(FYh@_PPo@HoK+Sw-hmPkH1?L5`wMl+tUOL%LW$bw
zBFUxSf5H1c4pQ`045<Q8G^6FFjo8bDx+BCMTg07u{WQP!c{t`?M~r)4!fr6gP+S36
zq_~&DTf=(iS?f}Sq93eY-*q<WU;e0_Zlb34C?frIQB_@SSWT}IdK8myA^ou;{9dSF
zvtM)kn(~?)dwNKifrYe9go4lsLhc=T!YwK8mp6J+nC4%MaAX}f_U*$Piwb`At-Ts-
zZ+^doUvQby?s1pb;NJ_@iV<Y^A`Nq^j-I*xCW8K1(s+~b`G!i9tTZE=DVED0Ke#q&
zQZU~8{XWRu_<bsr%rO62#;(hY^lQdV#9h#gsd9-o6Km3;m+$>f*(Sc)JVi=}t!|wN
z*I-Ix|LC^{rl;TNYyzM3-r{s75+y```%n=Wy{*4h`(0`v!^5p5@Z9^3-I;#Tm<KNg
zx<O@fva<^x-}%cfVT+q$)KY&IQEcS!X_w+`jeHrr4#I;l;gc|7bj)I@;^;7ZV!^Cc
zx2&Y-r#64gwFiLgo~O2DrsrZ0gd8jeI!shcxqr#SBjb6lO27jPiynl*8(;c(p(AhN
z3q@DGnyvlWSZ2`lR_o5_S1WacY_Iy&%PPEUP`uL!sRRne0xO>5Q>Au?T7ovC0(1H;
zGh*y8IOHZ`=+wpE)9>cj5BLx>3*bPoc#_cDGjE{>Q>UC*V~m6v4~Zj0yqz98qP#q-
zzF%+<nME<mb%1}mT6&A4O@f?js?+PjCXGw?LA`D2C+Pu$`eF!tt=Ma3y=UdPmW0_t
z$Gx6u34Q6>Tbbj?)otZ@VcK)GQc&d{pUcf$YTDHE`OIT^9$braFc=QlZ8%P98Dngv
ztsAq9<XObEhGxc=<!<?yKvy)BKSoX%BGYEk`O7=p0^JlR>+I!=$Xd1E@I7k9X(_08
zt<RZJ0_h=4BvTs%r{y)TUPu6f+yCu;Q2_{sNjw}3q@I04y@`3ZkGnUnSS%|RB@>Dj
z_hQ-kXm^C2s*v(hNZ_H6wN=hvvXNjLef2QJ^{%t1&Z;=~MZ;K2cMl_lao_<q#k!xN
z*7mgS>kk~E+ICvztQfUIJLH}<#(a%Iv|u`?3>#+OKqp{~g7Mopr%)!oLTx)cS5t_T
zRCSFft0qsFbqt>(ao#Oupo=+*VJJm`B%F$aU85pMGF0;PY$@~L3%a-;XB#zTM~{K1
z(HY7vYAPZ221jfHiFuGw=;feVqZ2StE1avyCvth3LwL4;pd_eOk982?e8ERgewI9L
z?yEt4iQiDzcrO~GVIY@vzl}-Ndd%$CR+kTq1aC^%-|N)N7k=96Uf<%<9C}A{5af0-
z+(~Gixxa&!1=GBgu#-y3i`H3>og(8q_&j;dIT1PK^<CHh3(gh64?%^>-0#B{E%&c`
zEmw`&zkBkIZp3NVdw$>^iTZVD7rX1o<$H&W()wgoBHO2pM^!5|qJx;+9I?Jnr^Tt<
zp<-+&cy@97^b*vBf^V<gZ?(~Rj(N@^j+_~BJa7W^jr_q(PRWw`i;Mgk+laD<1Ckbu
z1V1XVe=25&cHaUN3tmzSLC{7E-84Z%4vlnaT^Ck7F2cCzcPWf9uP`XFaC=$mgw~nY
zZq0{9W(~NQ(stgs&b*ssoyL8+iP4A@$jW(N(4j&bta-F!Y`SH9ommLO{?g+01BGvT
zP2Xb8?diG6=5(ssM0_ei+;29`d1^Di9pLEpdAfZ0)=>#((?-iK$eKa73Z^*HU^a#4
z%dt&WQ$lZ85yz=>_`*}P3pNe+lMAz-4$6Bkfh)`sgnb)sKD;)y!6I$l*k>JirImq$
z6UZ-f_L|-Mf*TSpfzwhe-w8t9{$n9*UQPbv8A(Iv>%xs@^3w~}XcA4nm1JEsOM4`D
zS^L4RI=H{-2eoRk`S=CC#@~^-nR=rT<Fun?8=iPJ-b<x>#;x+U%fMeMN4zE^(UY<y
zERc5t8;X1k`P?)qN@q_l`VqZZ6)Z;EO1f$lx(+}Tr9KdbW4TlqL*IoUiq1@}%&e4(
z29__Qc%hoZ|A-OiPk@*tM;e;f`KCawG13^PukHdN5?XXl7P0cUdKr!rK@#P}dTg?U
zrj(rOa~@1^%DW<Eb7~@sQnx*`QV+6Ur7mFtUR;St(1RTzS^z7FkGW{F9F@C=oK+$b
z9-jImYX01e@Fb94nAY5<YD7L8gnjakECYNH_IQvu6P0aLPUS54)YX`TMQuzc{<^Jp
zaw<L{CfRFt@H+GjhyT|o2F5%hYc4+iXH#;f6i;P}UwdP|FFxP)P@T$d>EGoLi)^tc
zzsu1Ybbgm}2@0H{jAbXitL2kG-7}@)I%=U4Zi(WR7$Y1nZRQ^}w<C$KB@2~6p&Aq)
zgOHFs1x{l`@Y8ME;Rrm85F1iA+w!AuMBDwaoA-~gcNexBpcv?tB*3mOktEsZT^#49
z*AsFBE(#EFpV%~+PvXeh(3BveW#eGvW-VygdUiuDUc~_vRdNY|&{IJ0UB$wR<8iX5
z8gRtMLb7rjq+WT`W1X>ZU32cQ{^JFI!o_%&n~_W}D+)31u#LX(1e*lnF4aj?`|3qf
zDKR5bBQ*6FTzMpnQx{I0eYurML#hrUq-B0cxV9FEKy&~3Wa3?k%zG9a0-aTjDKvIf
z4xIMl25csKV7bvceiZj}=v1iMSePK4O^C;^Jiy&H#SIJfX5!Zqpyo0|I{T>-dz}3k
z`Yxm}1RZu){iYG>r8b?H7u=KB1Ing=FLKqm>v|VLuaV>qHW_2yrYvE+iLpu!UJ*Rl
zQQlQyA>NY|F1w{My|u~;UeSs^b@c{wO@pke<eZ_|eqPT4u$`Jzr3Pnmenn4rdX1e4
zemcedD)_62Xe>XNTXF@?7TGdHz2ieAE&NT8I{pw9fbBY6E3Re!+=yFfkl*ow?t{WY
z)E4_J;ZP=@$P?JXKrecDWmyOl^X+F+Kk7n)IQ|fF@7WpxxRHvXFQ$qiHf@md3=8df
zm*pm%j&duJRiLHrVBK1hPN_A5^+2EAmAv``x1|fx2R#?5qZoxICN?@4@A-vyB?m!5
zx#<Q3LlM1N0<l^N(v-nkWkIeq@UrknJQU$fW;E~z=k|^?)b<yL3T1i0RIer=*d31Z
zqb~2JG>{c~0Wzk3kvb~#I};6jNUEp1%sUVF=-02uWH)PD--Sx*0E1l^sB@1rhh*nh
z&9l33hDu<IVCZ((0tMqg*dTR4i3{8MnslIn&&YpR$qS?~quDDn%#4#IMJ`BSXOR&Q
zT-&nqaJ?y)i7(X6_pK|ncF-C}FjU6-9dR^P$gGqpt`MI*Ad${CTcP$J&ZTQ3i!zVE
z`ZT%Z7Zqlu=Cr8awsH?#_0{W{cC@B6gv)A@{eC0W6X2F`9dTuk$AGs8-Sp7jF4_}v
z7kVXP7wm{&(!mhR8he878*NNabIl?((q5g>^8CUORa*X@#ql7$`)3y+LsETqSh{9K
z_%RAbAIIFtA=74j-pU(pCfilmPz0aGaD>W_dEaInG?>@{W|EQ}+_0s&8@nkNdCyea
zhM37?=_N_tRn_upeuDKCEfPby>a&j#Z7>3}Co^8^68Iuvzp;xbMZ|wklQR_}=@Z#X
zO!e2T2EKKWDbr)*Tl)~6f&-Es_GNa5qZ_9sEa-ZyX`C>yFMO;mL6`@6pf!BP+z+`l
zq>_(kHy--PCAHD`8T#8Wi;Fr@g2!Fv&Bf|5kJZLTCx&a$w{Imhg5kdHKWu0kaGZXK
z@V_o&c<Vye>K@i+bW*C`f*~?v2>Q{;xcGgUJJG(8^v4l&vlXvUS*AVJ4J%o3&C19A
z)P^Tw$e<P9K>G%wos8Q_DoQ+?y<r1sY}<~5F#oGZgSU8J?Mi<r?xyu62n;~<-p(qI
zYI26m1(ue%PKq%S1PQ+-H9*_NG@A1UJa0O*Hl-gs1b)!-b7`LY1gOA^y35<!5WLLG
zVT8U8j&v|h(K)o{&y!G1zs(N%bULk2_HE~G1G)Db?Z%NXVJ_*8u-kc?$^{VT@=f)T
z@bRcy<xatI_zhQs=8?*k%7KlEvQNWJ$~(ENo6UFk75aH7Dl)<qxwx;}VTzF35B+-H
zJ%LJrQ5(^R7}bLI;v&WbJq0yGICjjz-!_*hdnr_xd5KqmIu4*XIT7LYJX2H!I^t*s
zkFkOVGlO2w?TS^1n6<Gzo0TdFd7+boW|Z?WUBY(_vJld2ZriFzVy1=HeOmqK_>JOy
zHdsKzp9JT5WUGZgMpa=wcO9^O(a;Q(K%0!aG<vfL)YIPe8<tthGI$NHy?Rb%S<Q|K
zlzMMZE0Rmq4DiqwAjXu0BBgNZw;1&*d^j+i4tPEM7L7&|(bEr#C(;qCNMRC;5@=y%
z_(o(}GBfR}bd}|a-u@DHW9{dxJ$JHgyxoL3^G%7~3!23elWSF%(|}=93hs_zb$n&q
zjvr$el9T$%cOcR*=P74<l$C?L{*}l=jcZnWiGeqUV1-6|4QJxmC54nmeFjX8<B4!v
zJz_0nUj0?{JiJ}?C{=y{_(`i5Qzl4#(U)PS?gBscsdMg03z_U>S51DJB#B|68Sv1;
zn4n<RDj%!BcRpuI%{>$Z2Mc4p7dXk;f6M1WUB0y|xzP#w+^2xU5OzU&ts{R*&Q|%J
z?3iI@LLQwntlfaq*C1QJBu5}d?DZ_9DYs^KfNzMU@aP&|uT5oAQ@?tW9s0ymJ{SM1
zz;{*&>Mh<cyn7gTUj%=B_-bLFTM>dm<%Sh+ew-pY@7_ya-N;=x8B(z*_w*U0cBQ%`
z_j9b7U7Ex9XhyC3yJ!j{<E(i1j04%RxDC4@E<c%8@ou&A(f-5T%D|PWOJFudyfacv
zp~2OR{6pjS10Q3SHMaB9@8#tKWt^Q221!lWXrG4qeq$XR(=j8MsO!UC9E-A8UT_X~
zjg#&#C9G_3U6Fu4J_(LtTHzIiOCx7vVv4`R0hwDS`|WyiEpASYKr+G<{mu{aEn~_b
zOWN%`XzTiG0OD24apw~Bv|9(7$G|7PiEqNfAM+imNJXVeE%Nqk{a36Q51hL!w`R32
z@}`|O?AY4}XS~>f@U)9R7o#)uCAR>T0}Hf#cME4spF}$`te$#n#fn3lsRSw)V5}U%
z(X91^<~v(7PLB5}^bIU7{M++Igrpj_!i(IMtB>}~(FS;k>QADDg(q$KblO&y4I3(4
zL*L7OMl9lDliAnikIGXaHJ#-d@S<6aeW=C!>gAWYF(GQ1ufMJFZOYIQ4i#SPYdT{5
zUSatTtj~;))3|zz9lqDtM0LF#d*`#XfJ>Mb^G*k@Slu_-brMvd4oNH}UeP6h8I_K#
z<j2aM<o)^nOdbu4jI|{4Y1n%jHq&kKVwHJ<HU`Sq3H#cIrVTY^Scx_DFrK(4R;4od
zOsV`RnE+ExD6Ce&Jyi}>)zXYuEZnRC?Hc5qT&GbR)iTJYP0>a2x%8p8jV&~dRt{%0
z_GVM<9$cUISeq;h#YrY*+B9u=y7M<IE~eixV3KIn^K@nBH@hddhHPM(x!EQgS#Kt=
zx9RGCXLKK{kEGiO9;Sce_&OWe#bZupiKavG`-@Zeu*kRd*CZEpV*?XA6MMH!q4Mtb
z*+-Piw<avC(`n7#0>Wpi(+L(Sc`>#qLY<1%d@nh|LMqU$bBi4sNTfy0zy0hwqs(|N
zc>ILID0s_Oux>?ohxfsA<?Qs_k5nt1S(a1S=b&t{iu%Wgqg5OX_p@LX0Mk^_40ksJ
zjIlULTsfu2dM6scy!CW12jQGNB{@FnmNQnp)6t-W<eGe}q+Ww*IqN;skxC&mj?<@_
zA$bW{2KoaREcdIdmCl0Pz4!aXk!QVOqSLH<htxwTb73JWl)A{ZpfV>cUwC&^@)26m
zcsK*N5-f)iX^{ncSOA(*_c_Iaz1X*tU`(@lUpAPv1s9`Igdc49zkvs-UA7cC_<^Vk
z66Z<zhNZ2D2Cz7&Er{gTfI++CQM|r0XYyec=f!GbJb?XKOuOQ2HuF+}84k;p#1}aH
zhfsw%u@r>V#ART%$tO#}RT4Gp(3c23*?viZ_30Wn$ei#7*&SOuJc^Sty(j-X*z}HW
ze4)_MPI?9rF2WzOTx@$xt7BZ`H2v<H--Eynn`mHlf`!SE#@0eulsW51Oy+IaD=~9*
zo3+a@AO@|r*uM2*3~3gWifI}+F1wVH>kG`K@x-cjj>h?RYutAGY<wElXm$|=*;28+
zV6%jkyW8XjbsdtnuTpCgc{21;EGD`@+D*_Q_Z(s{14v`8J;$Os>Eg{|n{vGmKS~=r
zcL4|+eYYgSCx%W7OJUEDpZmUn2+a!24QT~!I0#tj%}w^PR|C?!<?t|wq8x^1OMWxN
zz1RMUFN1|!7l(b?PKhNXQLHHwe0E>ZIVaqp{WEp&S17h=+J*|5m1lZ466^8|bHPfx
z<Nc=0{AcbD7){9OddyW>`M459?!2-5O}CW}<@OO*@yzEAF<li)9rFkeO)Xff_|JoA
zYpPD5yVdYkoArBXF80=<8Sz)lJx0&Ev&|IRQpNE$#v}_2hM237I8$E)D7SAj5Bz;n
zHx!>k2f5+CW{l6DnP;t==KI!Ty#NrtswV&PMeg|&eMM(Su}yNzxL(Hm{?wc&Ly(e{
zBvOLfrl3Y}ZBy-NTIDj4rydm>4kL*|?r@khRHc5#&K*(kR}fjV`Tia9G6AB7nU7Yx
zc<t(Fp`ZFvMGOuKL~F9$#>6R%CpUHQNoJx}B>!j6W}8<&hDFeFWIW!+;R;z<>U%FZ
zgQNy=xI$h%Fe4y4Nib`3hTQY^UXx!ojXp__JSN->o7h$@vhnluYs&2kIYoA{3gg;{
z@?bL5_wB_~mUwX~XZOy(&iA!s$X};WhgDEheYqk*_`DUq;6edAvN4U(qDN^alW|*@
z7AJK`oiz;P1B@{l5JK%`yowRHOl2K|zb|~QlmQnhI&zQ*BN|2&eGhnGe&*}Wn(6mf
z_)UFK!SEC4*sbeYMMW0o=9-Ej+=DjJH5j*P-KS;Vt?3HK3cDge^>F6v|JxyJ3Mp)Z
z#N1NR%1vpiX5COAb;Z9I!qki$mwBza>O0=A6Q-`2m1_w#C1|kXQT)+gA$P<6spGZg
zm62E28zxEjhV*sqMYd|i2^>=VI?EWPk8qd@_EuqtGuB-B(V2W8^}q;6tfk@v-36wO
z8jUd=>rGI}nD2WkX`Nw%Jkk}r$-SdA^E7mL`!8Ri@4K}Py2SJOu|b`F3<5<Om}n))
za`daH3>qc+6}Q+b@xx4#6)O_OXp8m>H6=K@(LA{+kM4>gdJxK|>JTT@<E!T9<16Ci
zqD9la1;V`oB6FIB1Y9%Wh3dJr>`^!LT>HNICh^@=E(`Qdc;%?BSd|kneYN8`8_tuB
z&yCLKV9<0y%ntf(Z50PwV$GU!ZK{@r+A0YI$kW}y;Ew!Ql2Np<^ifj~)+P)oR&Vk$
z(um5BJY_|kgvoS9_Iv5NN)3^vC&=NWn8P$;ig4^e4sKUqwcAe-w&x5)W6*op`6zZ9
z%w+S(J&DOLyd@c<Um|!a6>?7JK)Eub=Bp#f&ZSnW?L%BX)5AQ>V)+BcOOCq<E^Mo|
z@CL2a0Hwx&E%&0kO1&h5vP?t9_8Q<v)15#nNrJV()cDi-+E>O!3=~Ao{V@DbgfBQI
ziw>%}9VRqs8I*LRut}<WPRHf1Kc;F@N$yOUT33AGEYl*)3PgSHea~;twbr|Pbe>x3
z<xLW=kkQmHl#}HHZjTsj&Ls`BQCO>1TXf3@n{i=SS>w*fd@*y6?=dJbVU*F^nsQTK
z(y)VMSoe=%xXKTQ`k=_@ce%?kx1u9)7ZYsvimPX=i#%3WtljxKM@5A_mYn)KCu_10
zc;=v5G?m!9a_~*4&9T<*vhB5N2UJTKmeybW47dJc_>%;SNoX&WPagM{;rpb2?nd;U
zZUUyBz1tLH>pPn;_l&y+WFz;BTmlKlICq*Ep8&^UFOESKn|hBX$w`vTGdRQy4nQwu
z&>la>yys6?)V-7jYaOOkUs^mg#NIvJUTpJ}DAe?gqFCLQejG#A)@$yHbnk}dM;nYP
zJ_Lf$G#WbZ+s~-RI;=653F@eQv1di(WO1N50QC89cIO)8bei&kyENctO(ljO60l|d
zq;sNW$1B6GWPRM{5^FYTnt98Cg4mvDAV%9a<?<#})D31tW~;3CdX@^tTu7yb^HU-O
zG<RMa$*IDL(tc)?86d`751VOxU%GcHmbS0~9C={3V=n*Qf3$Zh+Qi#(cdXG$pQ~=I
zoGVR#Z}Cz>RJ3gQoUms0Nuu_ZJxa{Xd}0>zXW5g2EhqMwYGt}{vg5FgXt0Y?`7|mc
z+&nh53@0Q6q<h7tz{y`0#$CUJtg*_pB)(MPTWU-5Yj0(Sda4+E1(<}f8GxilwH*b|
z5iFGRMrp43te6`JPpsh-4ANb8K?0>Ue9~clhdRM3D3pr21J`Hx4u2iUUC$-MiGs1C
zA=$Tb1?MqAAUs{E#}Lt2Gh!zeI~yxBIvaccZqSBCwh4KHNh)?msih4<K#vQ_Bwp{$
zT1mtQ>3%~TfloiGQDp*f5|D-m%Fg~G3hgJq<g@-=WO#M(;iL6^jX2VK4?->U&wS?4
z9S)Snyq|dGtTs+}(fuP56-LeyBp_eS0zL3<vYt2^fdUG0j?%dun)h}922Exht+H~~
z!i2SsRXLKFLve;IOP-YICTua)eDzq)RL-$MjbK<HvVfTi(aE-Nw59xQl+8__N;NPE
zR@z5Xe8XA~K24<$@+R#r-k{TskZ?x8Mv?JKHG#YoUY^l;^A*nn!(!PqN`%0XjZv)8
zM<zwq$LU4INwmI=?6UTVS+rNMxOqp6?No%A-_BKI@-oA?p=yYRcc9OuddTUtpH9*x
z{X=bK@iPYOB5<Jw*Rs<6piHY=M;zzq+JdSHsDn~o2As^FHK2ac6=5YkUc~x+Ej<w&
zMum|33mLa_!LeyW-G+bCz`vt#Ac<X(!Aa?EkRX)U>e$9&aD1VPoasC^GnYhm^_b(C
zi%Q>=^cd(Nm^vm5^RCmaqPg{OF{j+!jr4FoHgk*i+txNmdsl0?WkzH#T>q`%oq`Gg
z{gt67Gja-5K%Da;OhG=W<@EW@DROvuw6q-K30+bKh1O&Uf$$nHzZRF3P5p{llHoT~
ztP3p_X2irSuJuz$VAw|gs647udP0moaAlOA1u!8%GJQ*s-Zw&E(dShd<3)UaeUF#b
z-P)O2PortdN*}Hyhmm83{cc)kXz81I(ac$O^UB8Dkez>ARLf`-{Gkj=+-+@f7JWJ-
zaRwv$wG84}A@pVoXlt3wmYTH}eFXhv(qN#`Uc0=SW|7@6<2!PzDauwIZU=56lLm>M
z?vwPq&&2|bFPzAzSsi;G`e@|l#~fXUCaZ7^G8u%6wE5^f5|ooB0x%|&FsqE<&kV%m
zT?5;g)1GG5olSd3Rl?q^1uNXlv2^CB9vz>F|DfCd8LOT?JDui``JOSvid^-3E$vUU
zUbnJ{Ir{Nl@QlU#3OXE^-@npm7+n<oGQMk7rG$bi=%@zKgwzmD4_v3#0bqb&8<DNy
zD)$6lV|w!Cn8Z&#yr1Vh9?>fezTDdWB=lWo#xRCYJukN}sGn3w8MGBn9Zuw=1Q0?I
z>Q**(wk^~0A8^R03h-ZvZy-g)o%s;8UcN%OKxImvJ9jN|vMHk{L6;q?ElU7~st_4}
zO{(t4ji9jn@I%g`hAnb2LqnV{W$i%#9Yh@FlD}(%``Rr?;1fdo$9rkdXUrt2ZYFu%
z2KryVXR^m8vk&+CTL>k5Njp|I&kEOA$16jf*&OT0lwT{rCeEeODFLQiV+^NwXd&zh
zVKO}%+owG;4Cv$x7s4{%uMp%f4koTQD=@l+g(jUM58_TYC=R~541TGt=Nf&W=i%y~
zPxkrYcEzH;Fm^_^Y2yh>OGO`$l5HSdn^hE<r(m@H{gW?AMtu>mYV1E?8$b{d@EOsf
zLDIc`d)7l~LY39Z00_OccXO7`?2*{d!y(KBmELJuVYr1Co~hFL_$3Ql<~zh#JWafs
z3i^~@fm1mFEbQwnOhxagO=LWT<-nSVs?PZV^jM>3GJpD-T8cwGk5A+Di{pvZqbMU&
zp%f4Bsuawy=<i(eBFtinb5CD-zz_uKG{p3>8By3>VX68^-FRRVqP!K~K5IBXXBTbu
zTfl>15*MwNkW12Bi21`QN`oYZd6M&f*&f$<_}dXC|1x4m3qFc@#oS|fAGmo~M~7I2
z1>xXcO+*HTL1t2%PmiUc)mzmj!F$@Lmcvu9B^hG<?!RAtl+{3*D@lqXb9b3Oy($L9
zwtg1CD&EkR_4(k}n+9%G8f5D_j00JU6k{}<GOF<z@xrj@TM0BpVQmzmFv`Xaop%3@
zhre9j|CC;RSq+FqZ>^}z47H&Oek*CGQy+nGGhhzU6SU)?Y}1%HMbaO$Y{3kYK^6{w
zyN)0{Zx3BCGI@`p@Fnh3JDN>GkY?8JYh`+O>&*5xYj+b_zPrPO%3%0T<Oz7(VhGUC
zn`&Y~9i(et>&ExG6@+d^;po|Ve&7w=hu}B$_yUVo&ht$9^{HN~g|85`f11Z`9A}9*
zTR+DtzQj>ueOFv%S^vBTvR#lDpX#!o(3q%7FBMz2#4se=?NuaeLEk-4MY-(=M#ZK*
zKHJek>8YIgUBDzfkAm3QL7a7zbL*n?*0^>&j!qt7q(RWAQoq0jaWPWKJfW(f-Q$+@
zr7&*T!xTC0V}Zd3MpyEt?o(A1)+E6bAoNL(z}{}(^Qp59hZ5}sBkgAsHak^b8q%^2
zE?GWF?xT+I*7P#wGu+D6w0nqpd9Zd$wqx0xGDlXUai>p*=eagis?T)Mt7pHnh1~|$
zb92kkzl}@u|El4KB-ZFpdBFZs>7@fAGgRYvMte6GW8+*5GLjhZot;`e)P@-ImzBMM
zd`lJI{k}$RM5JU(wF=lLPr08dzdRVmxc-V=lF4MX2CLRDPIOp?X1VCKdw2*VNAe)q
zX<V&ygpbj^zCIW4gGm$N3$mZ_PEEso$$*hrnB9|1kT5I6x3gPEqpg_>x9KQA!Hz|f
zJ6MMwJ<i-wwQ<hGVXf-F!sM5ObJ>JFAzzm1-_`>3dB3gDT%J~(MUtX?lkg@qP!-jR
z?^uz=OhPPUbY$ys$x|@~Cu{GZI^4{uG<-(R7~PCHtKk{riK8cFt7`I;{1Ar&e>@4a
z>2$fZVTgkN)Lef=+1}Eg!-`uE^@Kb5OcL)yyHfCdsxX{)h`P_xs@YcI9J3Wq2e|wj
z>t#HJN2|N^q*8(zWEgBvn_eHlLx@yPmft!0wi6AbJR_vbPx6!9M4^XiGD@OW$ghu1
z86>E*D@OzJp#YPbg_`wV{{+F7UKhS7b|<(AL#3jk4CIJgoOkG~Dknrgo%%9WOC2J{
zQY77STwMCqc-M7lR}~tJc<|%O2+!Ueg}2i6adp%$<S6lt+vBouGmMjhlf}{Xjor(3
zDIzL+Da^@IIn^k$3hTE^0k>BC0Dk`o7S^KpNWtE!*i;Ed)a$|N#PauL0Ma!z2C1a+
zzP)XE1BD0vxBB8mao=!Bx$ZbZ#mAV{ZN6u6H>|$p6|uM}gZHJcLSG(*(FaZ3xl5B#
zx%0Hu@tAxZo^*5%>C<>k)tbP@0hYjM=H<hKQ=F<f)zFx}kfuk^H9l)1_&{zF{v*tc
z<E5)L=GeY?K_=q2M7dezN3>3-+Y^SJ_mj62n{#hSVQ7fpO9`kG0FsRFkj61SiQ&mA
zEleM8_$ow%u6I9Ee@a;*cyLt%_TG1O6>|aT$5Sf5%u~uhNT?noHOh29K#1DXcKguI
z(<_DE$nt$!TRy}AYa-qTFsmnNndN%!5jp~*btHw=Vx~tkQN3k_Uh4)7aqOK$WE%Ls
zlbe>K&519c3tK?ai?CMuX_Gb@#ab^R&WGy^^uG%szPYYmPCkY2inQy*C0^?(iz@A^
zIvqzJ?+r8K-oocRE(ar?BgxF2hG{i!;p34CN%DQMXn(Q<)c1DrtdkSZby7~D$3HK7
z=o6WhaynwgZ=FtI#BUuzPi`H=IxzuG(E8XX%>%+`*c*J(oRoOq3W@T4;k?TyA(n(3
zAP%V>KlZSv`1m`ag7cuKXl3})@VM;=<IglbEdx(tDtPcoc5?0ykcOmmMFi_$7Jb5<
z*8St1l+x{mnh!H_URI=s+|+wrW8z1q9t(HAY{sATIExExUxyFeURfFq#PJ@v3~Op-
zoA6i445~`V29R>NjUZcRof#glL+S=;!+;HIM(Pez9d?7<8j(1SUtE+|1s&+{%%Zaf
zD)J2$lRrp}RA+Ez!QZJZJ@9?_-Ab5$PO{0_C3H-N)+E0(S4T6^%JkcbAMZZ7YUt+s
zqi}xw&*s<w6TWIi{^o-Vv!GTrzTL-b{7+*K+l;n1zHJIwQxEFDagymtY#a%@t<Jwh
z^7`YQL?7dK>&SsVbv;B+J!DLQ7IHC~=Zvk8kDEPyl7{zvM0;*7^l1E)^PRzfyzom_
z%W(lvtS}_VIe3|&>ov`HDL=1T3;z-ac12G0S+pv(fVj8})u<WfdDcDWI?L|<Zqpa{
zw(zhRt&_Hn?-4OtrX`O%2If1ABDrk?t>K||EK77+1lFas{!2BgYd}MmrB~LX`tymf
z$mzCxh$(mN;i<AhL`!0XS9XSyU-%5Fwv?QEtAd1Cs&tAt?}i8k7XxRH2r$)1=4+7g
z3MwJE+y!Fw%&p;H^ydR5+ODA1HC?aa7k>;8>XD@HN=|cEydL;-k>%CE!c68#ZXLuF
zlJ9|a!M1SAWW<P;AL(-O&xi2B^}@PeaX0Z4RBRGfz$$nfWfFw<KDn#)b-%oc@Yboq
zY<wP0?$B#r()NryBW9+?OJ~?|!UiTf_(B`^rtA@(7oC>IZ|mq2YuaHEEd_z6`T7tg
z+XhLA2b5WZtvo*-YHjuMBk$En2r?{^53u#=i2gs;?lHQOrfn2(Fu}w&W@6j6JuxS?
zZCexD*2ELr$;7s8J2^Y^JTK38zF#M6?aofGO7Gs)Rd;pws{860WC&DFrt2%LFeBS2
zU!`2gALg<QdP&%NeHfzx<^5JX>4V(%!!(~%*Mc#HVa?ft_)hl^Fyu~BIKb!1=s83(
zGs^quLCjY;{cL7%dkidA`HLawe|MJ=fRo>G;ew_Dijb}o7;y%<hpXC<UFvYBI0-ow
zbBgR%&+_$ph_ZQztdrRpplL7CXD={1!u;O6{whK$t8O`9qr;=tD{t45z~g#F!)M}9
zKC`nS2?<+fvx$!KM(Y?J#*n>)h8bC4C+`bRK7j7)<Y9q+at_UOgQjYS_4WKfeKB;l
z^K7#h0NJ3vft>r8jn8w6vGbfCpgl*8z8IjMLr!36g~M<^AgT9Iyb!NdE3wp(ICWa3
zuWjZD>b@^6Abw|QM#FczApRYs^dQ-)Ulw4Zb^hH@sD(!a<?h~f;Lm+6w@1lYyAW>o
z>#!7^Mp5MPIjdTmO~iAnG{n*`N1CSV4l}kiffV0Pn)^!nrw5+z5h*MU9d9_R5ASHU
zcuG-Ve`OR*=EsJ7Hf6O5$oW;P6j;~&Sfi9A`y<6kMFTyuCwFlBc4b&HXm#b4qvx`s
z@xb(rh?Nv#P>{?}`wC$Ick72zu!2kRcvvD{REzD;w@lC8HVoA-f%@0ygiF@jtXy&&
z0npGkDCf^<rJQ)huPj~zpyWg}u#B!eIEzKt%33Tiqhtzl*G{e0bpg<f8R4XTXEu2@
zlM!K7@<W(Rf==c5ir9H6Tsae)-<5TPjpS1>O@p@aj{P`g?DIM}QYVSst`u}~RJ|~z
zs+d_lCiHb{m)+ADu_ocu8nJ5kU~R5&n%shN(+I6?wf9#GTC?a+E*Aib4R@xxFl*`V
z<?i9<`iUEP99$$_lJtPp(nHxt{v7!?B8q*UOymV2<FgPUxOd`0l!-t&9iSRoJi)@~
z<<ChO#8rGQ(RY}K{ZVRo5hS+wBPM7xII%(CN(H~xva$B$l}pYU%v9=mZ#7pUcWQn)
zZ{$j@+6Z6LI>5zqISqNo+Cgzn297ls<VGo2P5L=bQ}+q3ehMsrRGjb`X^9ok=c?-l
zj(H-7lF#FE!~k50PgE+kzp+1UXz4N?b4-)n;_R!0l?Wn3D(1zw#hXnwwM@>{(j14&
z%SPxH-tGuC-1e@@Y(a@=VycI-nkXLM;ni-Tf#h<7F{GKv570rQD}U>MAyy5jQoBN1
z5+<1&&`K5738DVIFDO829fNn<a+d+5DA>#@u9?T&r<&}U&ZD?nGz#uCINRQ7@OiY@
zRrm{jF<yWMAMH|9>Nwa<t{b$i+&wpq<KTD`ERN&4MREX4OkHzNGuC)5)DVp(2JRXS
zoKHr3M;A9nXH9{Z*FM21i-%)j$@=sbx7B4?!N%S*F>@IkXDW@)Gn;4Yi=1TFs1CCx
zS>wZlxT)&<7h)_l_6R(q{?2m994W3ic*jaur?S}bSjxg3%yg~GXl6%Bd+^aS%=A^L
zYsI-Q#&D1{uj&5jd_<s(?R6UbUHhvQ*&FsJ%61^JWf}>{KhlnrOW1E8%9~N^+}Bpa
zP(0>77D20FGh5gdQ+9h!`m4j~wVv9mP?-I-cojA;SB&S%au@7Qlqnnxk;=PWv!b`n
zsAPeLXH!tS%50yN*Eg#ZtO^d%2P?91WgANKzKobCiFTbjP^NRHd;W+sm0T|~(J=1}
z`+Sjcm_XSHU!YRL*cKblPu4bdf_J7yb(m17Gx(%=sDula<vhNm?xxgY+{93RdP`*-
zR6mv(c#WBLnJheDQ4`=-%^eQd-;YJ6KALGitI<##KmC;H<c7LCnq(~MX``mN^50vD
zRdW8FJ57h_uFNi6w5Rr#Nlep&YOYj@X2D|nt)Uu~#cVHTOKo4gWsgmU>X+QU*RR1f
z>2t3xg<t07M$dBeT9RRw9>gVbCuTw1*tHgDwRUlJOAmSqIkN-8*wc#8Qn!5=6k3P<
z5GSL|MZQOS<ZT49Ir<p3?`ktj7K#mh7H)xQWq8KnIz<f$O1)s8ERYAe5$R}(028`H
zsMq1I+Q%fTG4|{!D4O!dtH_V-QyYISv?5TSHF77f%|;k)){w4gZlX;dGE2#hNW`Fd
zTZt!&y+Wsoah{OQDEH>?<r2+1pg#uoj3}%e=cMH-!khb}XAwlqe&RZKo*c#EyaD$7
zgx>JGUJ%~VQ(&>Fby;o0y4odzV@zhrA*+Veo#`woi-&t`^OkMR$#wdrt_*t4!_TT<
z8VzuCgEFHeVrj<wp~?ZbH!6)fjNV_JOVlD*zq6g3m_sY)w(=*h*YKq0B;JNkBIt}H
zoykXj^Qo=R1!dKUB6%KqT)eckb4taz3;wL-<Vrth>E+_Y;WOfDyo?P|H;E2Cd$a7N
zXSCdR^|frcu5i#qY;{v?8$GgNt6vwAmIe}KR|@3dPcq2QpN3Wu;nUl-Z)rOhHu=~&
z4ne`}KN)+%N{7?PvG4lh$l~P8)kqNGxv^Hqc}LMyu4SDu3Ms*%J&ZJbK`X-C?{9v1
zHaEGIhZ&1i%!LKt+-v<}SS_+>bCxw}wlYW-Hak74vSKfU(B)u>*fQ6yM^jO)CJM^D
z|F$%|acbU@kNl)Ax-5*ct3vI79$b+wsbqK(%&8i~-KRw&Yo=BvF#5z1xvPna#ei0!
zn5xY)C-++&9;+bPp4$X)Gd-kF_%fHAb%f=x>T%nI4RfbaJSu*>aN)F4s7UL1B^gA>
z^B~#Z`2ChougD$;QAU{CHp&4)^jJSbyM2;;<BY9uyw#R%cv+r%KeES2cU54xvu2qr
z`XY~|0iKV{0;$;H5=tcQQ_qA!NZI6j87pRH2AZ69>m^&qI6gHh)<>4hcQ#6|hyASf
zr=!EO&Ar#v6N;vc^)}fve2&F|G%gdQ;~&%ImyG;9yimZdBUBw(9`D@saIi1i+izr;
z@Fa1Yhm?-LlPc2NFkggvhL(Hs`gJeaQM7};(?MTN;4*{fInU-SFK!ze_+`x`lo<^b
z;3_r{$Mo6IN|^L`>PqYMUAbl5%EnG^<U4ysg;6q7hCO?YhvzW|8$;0az{-x-Uf1G7
z5Sn8sM>zQiR{59vO&b+AGEz+Zh}e<!;wUnKZSbOGX6$7ZY?1Taa>n%!=E?o)^P6T2
z-aSqN%nzH(6G~ABnjJGjrl!kO>DC{coqLM#=Qj6AbZ$BR%CAF2{Ay!+7aQAnT)2TY
z|80IJJ15me$UPb9(F86xHbKZ$Xd%LxNy0|j=?aLsP-VC6#lD>vJ%vVpHzS`(Y@6KR
zb|E27`pycVAXyDyw_=Cp>+tRE@M{5IKId|_@WBe;Tx1Q<?10iPBtcm~Y7<rzNFWqW
z0jEG>53iB{=&YDrEiLi1qOFRaXSRs0!1so9*_S8256>nG#2n<qv*DVW2RA#t&~}J^
zxb?@P7jQE}*$y~{sJ|O;%?9TQLZ8Xzd+=dyko2H0PSBii<Ezkn8_)_}$}TMAU0M*j
zCg&(NJq(v^MV?{e;b2kdQM%5N)c1s%0j=k|9TlT4e3Fst5i~TIBVe{Rn5gHYCZIE6
z<A;Suy&Myheq6oqwG>Fzf!5{|%p8I?k@EqY7`B)Ps*9?AXJU{zwkE#4xid)*9)UJV
zrZoIi*Y4PHqzqi~P6braF^e$@VdA+52|L2&3JeQX1*Bfx9dD#NTW8PAx4a0KR5<op
zmdDte=2O_G)($j;nPUnOB_sm)2*imm8H@t{E^(6jArsksjDQ80c>wrhtB(kj4bW0l
zwCHi2%H|~9dVS;&Fm3iC*HR*|B_$WYJ`KE810LO*WCOBnp-Lqc5d3xlg2fsP4tfEU
z8ZD@SIPt3|=dn=5$pTJ#ThC0`M15!h(vlKKJ^P6y+ce=qaeXM~&|VTN7!AQ%#Dsn;
z11FVcZ79cezjYIAIbu@4?ZOX>H99D01DF{<+Gxy4&vF3X|3s7O>w*$GzPTwrJ^9k`
zwwC2?b&-mrrsU*ptb&IN7$}WXoidQ}J;nGHZ<|VFGz9Nn!u{kH5ia&iUEf*cFj;|M
z(WTn;>{brL8}wz(74W4r74uJ4U0O7#w5@MV=vs*HW_CE59Db#&&i83<vy@cp{B2rF
z=<ukEgz7Bv#JJB~sg8xLhHbb(tOd}*>7rj);C3?N>x{zRt^z?!8`gdH&7i?@o8f5W
z4Nf>50`r<&e&qt|mNsh{tC*^wvWPX$Iy%j!d_}imYl*VauFs!xRJavW6KtP#w#ogO
zTOrt9d%gpo5Ub<~;b?rq`D1L#d8Z(wW<TC@-=wldZ$0PchvmYeFi-b_^OubJa~}-)
zfsBe<+`&C;=ZP~ePtlzm^J7k?wDEaoggb^iTruNQ&cUw5CpZJfJ6xi79Qw3YWVYP%
z7dk8)!=7oolycgb_0@%L;G8ZOgs9f9cxmBv+_JN}*nsJk<?%fc9)S;C%Tqw@t)N)R
zQX+;^plUKCf;zB7Od%SSFvQKb^Q;8Q<xHR}-(8fcl<umx5v;Y<kgL6X?<y5EORVm)
zJ+sVK$ooXGzxL&qwYR7}rxJz*(q=PTa3AC#_2EVJ$DMo$SLt24E%h8L30WvG!|avI
ze+MTLnt8HilIZK_EJBlSISVl4GTpRdk6F*rhZyOBO}((920UGx^(b<{fAW)tb=AHY
zJ%=_z^pDrl%pz-Mj?RRkz24+K50_Ond5pOx+kUE-o&%<yMBo^|;MoO0S|EMLjy!1E
z(;<2Vb~b+TSujU{l=jMU1O;<yv7+k&$eV6z>%z!RgKKq~>4tZK37Vr~u@zda1fF|i
zS|8Pmw`1)BcaBM74@Q|c-1DYLOV3999is3J`0pn3Z94;N6E<t6nZ49aQ{ITG980D;
z7y9MTtZo-D?7Hb#U43j5OY`WZDpLD%WM3#&i2dz(yqF0JJp-`DLC9sv9k@BO25a@Z
z?+#AR&1B4SBZ}0XXa?s9!58x6^0(N?apJzt4VpmstK!?6gP<+ayQl_2OE1yCqUDT0
zaX0L)<nqJcBEGhY98biA11qd<SC-gI`1XrLQ^=qC+y4fEX%R)W4cCzZOm(PMdp~ht
z;HdqE=b^o8zDbMSe)fZ<Krk)tdfQij`llc+QEl^da=+69Em*7V8z=wGDz6tZ=zZri
zANYn9X_)Ias;j4kY!5q?pS|Rby)^+9fl+3z8<X13ZFPDSjG$&MZhDHHx{ziAk~Jcc
zD7|!T?fQ)MRN1c(hZwSO1T}t1TAbxp+zQa6BAP2n+R!Ot0@ZUdBqPjn=d}KeIYY4n
zZsjl0GqV3mI?ct`^jY|HM+U+I7J|yug`h_)r{2Tn_Va*t>_nW>b!E^FWPo-F2Du*o
zL5NddsA9)fotgs!>q)4Aa`UB8jk>w5+bFJ%1C7f{Df|pWt<;D`wj#q>?P&Y(!7FH5
z)TTY4qlC4t8|-Cfr{NjXz@3fb%7%)jq=5;DCTeoo%3>cd(^>f&L!R?ud3+)?yXBcd
zL9bw6d+?Q2%j9llc-1cbz;~Q(<<%p3hj_Vu=}%opef%H}JDQ&zN*sUi;Ye6oyxNB<
ztdaDh=#!;5vV3_N2vtxg(TG&2JK;bWe-Nq!Eif6f|KfKUq75xEDX`5~yn)yT7r(Ty
zwFMcEbnFIzLTaebJX*-WU{&QxHD@hy<Evv>;0joN6*plO(4~w7D%2&WelBSCAQLtZ
zc9kn_DWOI{BqK&UvO+6pr6)4bAXCB}V$&y=&{gCiV@UJ^ry^6L`8Fp9H9bg~Gt*CU
zS|$%w8>>ks91KI3gF^l7dsu;q1~)ul$0<EONpy{}WL&z+Lje+zp|Gm571?h);NrV?
zi}s`ngBCKWzUVzQA{890DUkqNlMmbE;{|wc000(h06EPD*SP>vz*k|nzTbg*A~s2#
zKCv6O6(9wCXe@vK`h&7eQcr7EqYN2+$O5IU#BKoRV?c7!aU8Jn|3yzEuv%6A$)|se
zy_?x9$c>fW$H`Kzv5SKLZ#v<ZYFI{6?ozFR$3In>=iCofrZn|KmH8h{7Hmm?$wH>I
z_NgOL70TJ#8mqvg8b#~bG8>Rt{uuJi-1{$I<*#(@#X^1Z^;o`G%bXeIdB8tYk?m^H
z)+<oeyJ`=I1AKsb<`1AG^~3x4r&sYGq73SMChJEQxluTP8z7%arQX*6pk3M{tf5=u
zSrhFp6_$lRYUgmTKv}3{ZqJom=R*Y{1H1sR1Yny&jDSS*KQai~hYS)C&9pK2pl-f8
zFc0|PFR8G9Z5Fm*!G&Bg75<MZVQcikf~W(4fd60cj5R=Ukq<|(%vEHrZp@6+_}j;b
z_d9^SR`4xkk*CNlv1Rh{>_z5Qlu=VZV}Tp|<x&E<Id)xOa}rCTnR$!LrUMXD(El(j
zrKg((>XaFw6KepO!x29%DeNM%KK(Bn=c8TxZ`2EA?hK%g{*Vm;_W*eTU^uXRa21+=
zz!>Q^l6bod1;p-oe}$7)l%;ft0<I6O=O2d)b(8y;9{_Najt&4IhW|~j!IC)rzrltN
z-2ecG{4rXzwf{0&0ARykCI8<p4=3fNLVKP0z+M4C_hvFS8|C;>!2d%1EL{R7UK*+`
z4N?D#EvoPN*kNpmYJf?^gf9W0T8dd&Kg=IaZEZ8u_$7cvVhLy~_I-aF6X*b52ALLY
z$b#%|04MS<00+R4R0RC9-8%hgng52`0N|8A3dmo@JpLiY{MB6n8~+dtQe2_5d-+-u
z6CjDw*b_henR!4J{Gn$OF9FO+F|!8MU#iZ(!5K3jyvg~GqNq_xQ;h_Vfv3VdILhs_
zS-U9OFH1rI$Awu2<!%%+d(MaomA;h)YYcl~`DpIvwh;>+j=s4{HUN1FRR52j@He{v
zAYROLJgzfp5E;#)Dr*7Va#_a`fT;YF&4IG~Lp%Twjo^<aF`Efi(Aqj9160r|rwb5N
z<f@}o0oX^bP~{&`=8q9Is|)B^DYS_IeM!#xO!Y%uad9n4&@1^6kbLSsBq@MJWcktc
zO5gy*(9j=0=x^i75wLZNYQ;ZT&j%pW1nB&KL>cmJe*>0yKZ{=x(FWI73i-gI{qtG?
zB?XKL-~oj}nausT{5ZmYYVh9=^xr0rV_T~t*)|~Z{tJfz1OPenpC3330qeH<KU|3;
z0N(Q#VDg8s`iDC62QCW#hz~Pq*dI8~&!i-%K85xKL3e<~)JMq4$Wvjk>jv1_;Rk?f
z^>+j<R0W7ufWZpD*2IqfiJq-9nE+KMkb8ame-A%*9~}emW&Ss?${i4*?*7d%`Ja5H
zHUPGR@4i+GXyDcR2yLeEP%}$A1-WLYD+5Id<tqch>VPP|G|W=M`~FBPzI`f>o<_xq
zV0opmgeNqfIqJKu+$y3{cKhJP(gJ0n9bkZ5P<LfDG`5Txv6?%3e;JczJNhrg1K`4#
zb=$r?KeWCkL?;~q@G5|d0{fr5OFj3$v0NYY4C)6O_EGjP=;{V*JOxsH=t%WH{h8ER
z7A(ns5lgp!;u2suy#0qaL*O>*_FrZV;+^)l{s91P_7_bxd;N#H0{#>4{)4*u=;^H}
z27us1l=fGQJ^BuSeEyWQATz8?3d2~QNBV1Y{%`Qgu}WF{$md_2&#`n~JneX(31ebd
zm(f0sjv%EP^8mzOZT#;YaopH0*kF5O=UInK0R@03cTJ71qkv=vO75f>fa>yC1LXA6
z&ulyvj7(D)RHMAz+@rtQPh_c=_a*bVXXTISqPa~eWDgK!+72)4x77qeC-)wf<i{`X
zvg7SN`UHg~Pyu?^@&nYO1sTA`8Bm$>0WEmq`3VxWElR%ru+-2L#vEChz$y3jV*qUY
zbC4{4>S+KRFQp%8wiP#oe>4}R8&A!??**y=Yv$k&Ujyh7wy4GRn3AT5@)@e7cq+g{
zfD-^h75+aEo2IZg@z3tG%SBD$h<%09&<=dJfgvw~Z!!{`vsBp}i2}o|S#Jqw%i-y>
zFFr-nOlIi|_#X_Kr5CL9M}z`MakrSRfR6G9b<^1_h>B9wrij0M<huXyQNMqmN*zcW
zd$cEb0Y=lAMCB)b1`R4ejK=(@X7u60P@bN0)VY#V69A%vdC0#H^8g^~<68o}JKK+g
z{fCYM&@+a)GY>W{bAw)7<Fwyb7v)I|<4>nomACgZUV~Cy>-EHD(YDwq52qz1V4s4U
zz%9pjkWD8(eLpSbV2Yl(nFLO(AdDe6;$YepEGXQ1hm#44JIQDDy8gJO);h=<C3xmc
zu$(U|@7U`=?g=tGK|&A}RMc~M{JLY{l9(PnrXA@<O4>865|(_K&zgEdI$-?DI%E@z
zbMs^!uXAX7XLNyV*kH}sk^#EQT0mYEf3dG<4(-;^4Hwyu_*VXlPLk#{dl87B0JbVR
z(}2C~v{XqqcHq%dJEb6?Yk6}AtX=WtVw~6Wc6NHTXY`r#q_E>3x7c1SZ0+B5e<iQ+
z7_d6CMla6Z*rpb!Z5v<td+!9st<*@e58bb$!w(F+$}`|ek(fl-$^-H0q?@7fa+%>!
zbeN$*Sm&vwuW5~L8Hs<DcgfVfjIBW=PDi^}qGIje+$2kZ5h0}whCmlx+_YKYWWzHc
zH4X+%Vm?U<F}VC)gj*Ndc2cZ`coU_^Evk|q1$i^sqW308E{=6PtbCx`zmDj}=Dai^
zC>(9rqx!>V34JvuMj_z}6=e%wU2>L*!cx@@0L7FfSz^>nz0aG?;10uP`O4=&_!phU
zFAlp!O5~i_)0N^bSap4K9-ge~F7CTffe(G}2uF&~!J?lYnP#NdBsJb=QYQbQnQV{a
zLCLxfCQxC(<id=jFC-uQ>ff^ouLq*5@>qv+3V{(dB@&*l0quz0ax}Psxs0=k%2Sl!
z5KSI9V<*L5{tM^Z0rFDv6feq>GY$7qkx`Xjc7;w!2O}4gWYCT52)(>lDF(85W8u4t
zofn-O;n8>dhAA{yY|8rT#Z{0od0apr@Z?Gnf@H0heh$!R<gA+vjQ;XkUb@xttR9r-
z-9^}P3RQL!8`l5{RAz8~a&GcfOR6o6z6PR5pbl3$@pN^~+B}!=JC4>YqV!hI6uk)j
ztkr1))8Z037m2k4ZjEDH^qR8DGSRVq>8cH0Z=t++Ttl9(#i`Gb^c}6lFME>uk~A&>
zryigMvPGGxZ<LrI#X(3=ra);}t}ix3c0}|8<&Ci%LUK@W*Rz?S{o)P@R`!#;UU8gJ
z==fjTtFw;u6$9pf5%%8e49s|0cW5+>)DZ+^;Y9!{ST{L$vWZ9Nt_;?D4g2%Z9o4re
z1xvZ_9112GWBw@AfH`f<sPji1c(^J`SX@S0;olDUBmxsPI~OT}0wYJ|K5-s1^rE#Y
zVM=$}s58m;2CUi8!b7~<d+;~}`B&~YsGQf7ft{T94+{n$@D{m0A7&bP!#Zn9%NEI~
z%aGzzNT0KU42=qQzkHj5yuz0ubfHYa-h5$W=Y6)NlNgiHg_hHk2~WR|);8QX&MWuk
z7+NAw_=ci=rH9KPWpCY4f-Q1wF+wL@1NBCMJ8g-<F%q{EtDBfb(FVHih(+>qt0|$M
z^wofY=!oU;KI$2LplwJFLuwCcsP9qNI(LtF<Yl+c*-dOmed@i$+oDy$#q1zM6O{7W
zHz2q1xS@4n(}w9l@NRMF^Nrk+6gi$-QL%T7_U%Aq>2Q3B>c;A=ndsuz&zuL55aRGD
zx8KW+oF$aX*6S$K=ZdTDSEUu%B7fQ(jB3_~U;3WBH%C*wV$d>iSySowQ4$j<vmIo#
zi_fTnoe#dF$Y5U{O_>afDhbi>QfOglF-Y#Zz;abl_%$Q}Yg8`wN7$G4r$YuZWm9xm
zeMK96Vyo3ZCtaBk=Kn-aK;QOY1gEv7f#r|@)ns{4CuJo_P|o;Wk=EQ`U>iSfzDK2U
zlgEUJJ#v#l`Kw_<4O}&8^Fm^BV|W6#)&f#`>aC^ooyKTK^QZ8z;d}BaZ)Z=>Q#WZ_
z0x6vrDoO%<=DK}gFw&oTiRdv9IX*mR^0t=~x1T3{B*BIRH7hZpj;<B8(d%yrnZ-oS
zHSfFx$n-~3plE{&21gFvZ%7BJO3ee3XkRNuG&o*5FLE;GyjqTLK$kD4shVwQ9!~V^
zyy(Tji<o*y+*4~Spwz0*pLx$u-i-HC6m#I{^sf7^f%?;V%i$y7%sEE&T|<QiwrlZK
zzy?Bc;c|AgMq+Ps=nKn<mG24-C*PfYCKspuiVp%;ToiA-^uQER)}f+bNhtd3@_N7=
z#>=8ZC9B_RnpB1M#8cBF;(EGl&q?Py3p6BJN#<6*3kezBYsCghD^Pbbbe>O6oKMPW
z)`@5-h|u_aO5k}0&@zkDx8V!@NgNa%Ees>AwQw?E<X}+3!4bK2=l87-Rg2D^tz@T<
z?6g!5e)B!{azFzc@(y4>qIN5lc54EwO7E}6sdKoIGQ-a2X_BEG0wnJc)FDf}np~!>
z+qNRzTGi#vn)0pLzYEdert@+cC0(~1r`>nZVxUldqeO!V+wnCS-|m9<-!^!0a|x(N
zmf&r~fEQW3xZ%RSBNbz=0Y}<QylRPP?)8*(7fLM)fJUe<@T+8;L!zCerPxa)mZlB?
zgEE<1vNr4Wj7RgNgbzYnq6jNsRS=y)v(7zZw~ZEnwWJ=1Nz3|K=dtD-J*IO@)ES9P
zMJ)Gxs&_}H@xswEtllfrh+VK~h2TF~&N$*NgvtG;2|kIzG(~-U3y{j}A<HH#&RK64
zy-o#x8Gknvg+*P%i_$=p=%l?FYK0=M>dwnV8igdLd#`jiPC!EO5n=_WiV-0LjxJ_x
zAT!n`;0BRkB8WFRVLcu-mMkh(%soLLt@<_vqch5W>ZSQDVt}_W<p4K<oAC6c=&5Fy
z!aG}&ydOVXh)_9HOFs#$y>cUTmD_YuGXlx*8|0eyV?Kiwf{<^Il=&uTz&8!WCqI(_
zLW3^EHa-0`Xh~uMx4<^{k{WU$jb62_i+pt8cx;UW0vKRi0vkL1GA$@v0vtW-jxjD)
zN64eJNovGR*uAGqGo3HS#WUFliMk#q7|=Ha0jyD_f!{#u81gY^1$%=M4`aYb*<gRq
zy3w=PRL)IH#DbfqgYTtspK{U|pjoLNg5>iP%7EJMYR7|*CAg~(@v%jI?MjtKT7`b!
zg)1uI$fRS3&vzF+o8=o}!ndA4X>9YtsYGcqJ;*4?X4+z0b56`M{Tr022pMl&mp40o
z5uxd+heu$UzFT^2Z;?N<YE5l(FBO-$5jEB)^3K~VQ&An9<>lnYYH!8}C6?&tNN(lc
zVG*rPHQjQ2(pxt5E}B1wuhZ%@X(8Y_K68w=asI3@$fZcDt+FlHY7LBNTXItb98+|G
z^f^(y9z}{w4voPWLeIQvKnWD7H42NV(d^472y?kFLh&QJXKD)go-U+`$XYo1yBySc
z#~o)GnQ&3CMKnS)REf}>hk)7inKoX&zYel=@&#rlcZh&@9XSxoCGg*&px<N1QBXq;
z2l`s7aSl}80e+tAvjeka`<sV-+UoC)_lsM=N@hR~LK^Y@cGSXZR6)kT045q6Tx_~Z
zS9feB4X+gXy4S7OUC6wQ5j_0#eeLGz?Tc^|;d9cW_4@Y?X15|2<`inQ#ev{^NUV;x
zCs~)Li^ILkE5R!Q@8~ZZc28gW^z>hduyugc`nNrO;g-C~v;1xXez~qoSzEukKe;e=
zNaAJE(B@3sPM^+uORP~FP3wrIKi<AAnmE`-jo!{>Z66P90#4L!_QU(8U$;*vZnSEU
zbEgN-z0!GJVpqnkt>XsLqH7<g^Y*86KS#OsY<KAf5l3t&2A4t#?;<~Kv3p*+x!H$j
zT+Uw$3p{@gu2T3tFY8u#rliBm%M<m=p<VIpNaQgzi}Us{HiPfQ;o0oT#EW4z5zcwI
zqOuc3_q%8N=JJrAd4zY9@?l)>?xC)cGW|~0<xY0H&bQKLsk3Zx`(f`6+#a0wHyZqo
z2kqc~+|KTZ0aKcG4m@$kUWX>_9)4Wh+b7C<^xAt?_~=?;f<dL~-^C{^TVFso(dve!
z%I^dgB=E{Ru1;?x%K3Gi*eD)PS=pcje!8BqWY-smYhS#5rBr;fzY_4;TStz4kiJUl
zAR46^8ZPVbxR+IY*V$)P*&02W-rBQGJg7l7iT5xrCf8=gf8%JA&d)H=c;)C2o^Q**
zG#sI5_7>IpDt~ABB=hJdu%4vkm;9d4I_Uj$zvCTlMibuZAztO&(b(kP>UGKNn1L_c
zchEZYe)$;f{SyALzT>?{{BD2gc!k^RN!oE6Sv8<SMtaJx#nz3Lt2M7<udp3db7?rr
z<M{<JlToG3S7}n*&OW1+ubP+hhqib1O)zhv<Y#dKt%8S^#~%Dd-d)}unfO@z#L6WS
z^zX#fnW`j3By$!&IT<mTKznsAF?CczG{;YrC3_YU(8&;ga`Ak2ri97BMujhcj)g};
z*+otY!fi)2&fT$3Ws>oV^SFh-q}DpMKF2o|9J%7$Izhpy641L<iF<tAeK8~HERch;
zaek~*{XGbOj)#XXo1{nd_U5kgc)0c2GtQPM`U=8h!#duP?vczx1aI$9-m;G5hH2ij
z8$383*HRRHGePxwbBPP&=p{{@$s-U4@ied<oCcvpoD==<dwm9e(2XzjzLt}NgQUq@
zePtXmV&!}5169Qa_}9-6Bi5VP@Ym6dd=pznPjFfnF%(xLRA1A8m5WqvW(?8l4xD$!
zMyx+q5b&xh!{jWF_CVC_;!g{`qO{v{X04MVVdQJ!#kMTEe>tzL-O(9=7yCl4?)2F4
z&?(eUX1FVad8xBiMjNa7;7tSzyM9eV2;r{z5}|mpZfc_ORCiOnJB|^w)N~%>Aw)+T
z+p)P1Zg$hK!wZFu@cz_;|3%_Ju9)KG*qSL&a_a3a_@+`)d}q)5!T!;gmk2650iXO`
z7BLqs$~0H+F&9#EeC(Oc>q}le`13BUz<aJZS+26+a)I_uDpDz$5;<=kRHsPJnphIh
zkNmSTXD=-Lk}~G_r|IBuTLnz&16!Ikas{F}oi7Txxf3Fmuu9m#CO6p+(1+i~vb}v}
z^r+rynPN)fbFHWK+t4rN!Dow0Sx`2tiy1@=_?CKwAa1lPF!<5<oa<M($3q>QX|<gj
zxnJ|a(XW)Kd#iNl+w<-)?9i*V9loLUH##u4WV{9Ogha4`uIbVZ@69jnS|>Hs2E#xm
zhN5f#m?zI;R{|wX)FKRW<?A|JRSJqXxJ;JkXmq(8&2lgqS*C_RdJ}|t?GGScbqLZ5
z%P%?E&-Yt3aCIwZO}Qi|7kzWaOB{p`9TbYjYA=}B+8*_ACBfdTeWWrs<Rcaxde*2y
z?lZM=6+caB*x5aOxk4{1znsy)YBWoj&2*LI7|)?(a?X?|J<<-chvW_GGZ`coo(Mw3
z_)MyYMIc^-ZzBO~$tXP4<kF1%0=%Tyu-XH=>!wgjsZy|4U;<eYoMhl2tHv)6SHk~3
zV8O+O=f_GzWOO*SY0zc3kldR6UU?t`eYnwQ2*RgRB=AmA3+Kr6QaH$Q$w_`UZr~*O
zRkeU;l;er1Lov&Hhr6ix$Yi3XY`%o`)5f+C?*cGr%>}^*x;^mw{G$lFf7cnRLLBU~
zKT6G4Su!o(Y+K4qzSpZ=Nxz8a5n1+MA#6zFWt?W8anLUIJBwivKH(C<6B6l4>_TR@
zSpj*xd2W}`@b}!d`rJu*xAAl)LA84{)!`u_%vAHt^`#)JX$=G{9S2o&k<5gd?AfKt
zxwo}{9@#4WoL2gom}@{yG@|hmuCNWy7`H;K-mz}}SfhyQr+SevoR6;Hk12;4I$yB2
zUA&GuJTZhw*1Q24a{oe5KZd%WRDvt11Wzb4fq@vOgy37L3MO+zs)!Z*<`RS0J06%&
zL5A#YIhlYbm=UjMv_4?9vTU^wWp#^%u}8e_cx!sDKRmU7YzM~630=*q=(N4Cuy=ce
z{r00NYDkh5IwWNAbZhJy`h9M_f6iAHT2AtKSKy*U#4#conykggTzQQmR<{A|_5|C#
z?)`}NKA%p~$#-+gy8R}6cl2<QO-f2`3p2WSXy70MLDc3FL-G#H5@rN!_huFYbM^`B
zo^~tR%{z8*Uj5O$t!Us8pPs%s88P}H;ZD!Lef~A5-KjnK^%7Vq!}FGQr}sdQt{b#a
z`<mlxiXf?=deZx|-5ZgBB|>VIkAhapGv+L6P-C;}7cIs|?4_JUR2mzcaa&0$eeIkb
zVR;4Ra^82B_W*W${<MkoE%%8aXIKCA6=HmP_&Yk#X^&f<CHVlkn9oTmP;HbiBI5QW
zub+BPZ|<gV8iIvp@EB932Z%fu<Lk~MNVemS`%cbfYg<OvW6>Xs=blzxULpfn!ZLMk
zE>29C9>%Tv_I27#yd;qq)*-!}n3C5hnom0hVd=qpLL}esh@Kfnp3&{ZCZ9@m<d&0o
z#lo^3pggd>-y!5AK|fIgfdfGTO$KmCD`vS0p+N!xEh7T~!2zKF+1Rt{m|B@S=os5r
z(3k)NAprgNPlf8D-IgknCtf>2&#fP>R7#%}XETSM2wJx?lUN<muo69e4#E@|6B<%Q
z-w4$^4{0R}s8a*J1V8o4Z?2}b-zXV?iBV4uV;sgax3c2WPPC?tYdcIQ@K4@-I_Njl
z5#0|>qHZVNB*bB23<mLGQu)yY4^##F1gk-6Xe9K3n3h5miL`YxZEWcL(aI$V@#TZ-
zE{EzjWU_<dIwqu3Fd#z=_uXs}^E)x{(8-MJ0hkfPu}W_{1t2HDu4;)7IS@inNF57d
zZ1;9^jZlO!@~rES9MzPeao<Wv5VVDKVYv92KR3$iwu^_QXADkH7{}u+yc9z&M5W>c
zE>}%;0VV8LwGVE9EidI+A_Y*ssZ^PFuAz>Q{bu2Y5&+jhV|QWXxe@+tcd^SQPL2#o
zLMO05!)-+!53rGiAkpZGVU+rfWz!5=_Tfc6l=A80379q@kv_>By(C@O^XML{h@%k8
zo@8eA@(=PD^MYdGLl{`6a6uh@Qv<e*?fH)BA|qldk+K;UZ^`9Sg`%{PjqSUaw^R~e
zz3G~m2PZ(Jmz1w?n$uDI)kw>rMnZc(%rj06$SqNbz)jb=bro(herVjQ@TW82VICt;
z0?aN-LkeH;Hu<9w%zd1biXi=ydImM~@wU3vcy_=gQ&G%$bkGJR)oTd#=mj2AFh1k&
z%MdQ7v)zXk#8^$QFmxR0TS}3JMV^y#H_vBq+HWGTQT5rh$FYCydywfk>TeVU+%PU!
zWJy6gtbJ6Rw<*Lva-g4!)KInomG5ydDIIr!XpACvR5ob_pZq+^B-sYqXqPAJxbGfK
z(yUK+@~IJO6m?{BwokFzq`hjdu%gS4J`cMv2OAl>xh}<sEh`7xIN!4mz2-drP|@sJ
zq||hQL=KIydGdRN9pkKoLu0NCs^?r@HN!Wn#V_Gfy?r1&jLIad>!u!qSSTKfqO7pL
za0jCTE4dqu*ds66tjxI;s8;v*q^OXg*dl&xsA5`h3&B==+9EqA1=UPX2TQMj&8;q!
z0uKI-;r?4`(R93hVb_G#gT4_pA%Uu_oyxHeY30YlGRv)+lQ2akQ1Sy-HhH|t7Z;S`
z>xfEqHTTcG(?tlokz1<;Lo7p=I($aj0U&{27$s;FD}sYs#vT~Nk&k}O0zgMBzh`pT
zYt3F9gi1bE$sTW&RfLCGR5IL`oZ79ER{J+XVB&O~uipDCGA$>=eRPAo);l>p6{1KU
zv^*!w$j?S$>0luAeBb8@_BZy#-)iDQORJlU4x+11u5hR$kYWlUzlQ4#J9y>uhRE)J
zYlP|z)0|%y7Vh`v*us=1EkwQzc$<DCn($W1klBApmo{7@80&Uab77aK$MVv>TEx7+
zB8|`FGwtfDxbF<~Paf1;A;E|g#(C3*e8SGKwHl+8_A${r1lK-$-Okc6qr@_l_d_C<
zLjS}KsetJ+^fFMsO!r83OcTa4d?XtBej#u4yT>M2a#wiK9P!gBa(5`D)Sf2uKx&!i
zG%iKf+t!a_8D=KYN0_LPdo&JfaU48E<FHrrK03EJHr7d@P?|NOsQQwtjDs3ttfe;2
zhDy!R8qHs6;OSmddOzjE!cP^l`O6`n<1{@C+(TNair6%1Y^{GhFWJKq3O+?P^LjPU
za6^sKc1(a}OnH~c7CqB32x!6g+4{_O*YR6?2M6kb11<4n!lVzKbHB+|387ZUz6G~j
z$i9Wtd;TF!AhA%9#2vptZO|hCyK{h=kK&4*9JjEge0K(#<Z9)kvpn26&_BHL{@Fwg
z|J>isRFz<0Y=9A3I--%K(aWK3Y`*@>ILwTHo1Bt1Y)G@`;ou{CO{7RHYCA21n(Q&r
zXR=Tb1?*aE*V(%AzVu23XSosh9hmLCZa%Nr!akX^=M}x$LD^~@{SwjWZYuM^07ryv
zTA9qKdbTI2ZCiNi9`z9fY}&o_;8VmFL%%egu_msSTynkeb^lF|Mr7eEGks^SUz)gM
z-<%cwBi~?P%<Uw|G?OFxTG|zGg1C256xPbmgd;sJ>31rE6Ql0xUO;b}EO2oGMzCJ5
z1P=~=xm0vAg;Y05LKvV|UqS`X2DNVy`!&3^fyke0VYgr<QrwprEvk;M0N-kiuV=$g
zW~2_b^5aj+9Z?56?^L)t%t9lrLGP~g$8;dRfpYdA$KVLG5RGUhH$%;vXk+a0gzjIk
zud}L=^f*nBMTUA&DoHC`wwy$V04@|eGg%5Lt^+x%>()cOD6)>rg8B;-rf5X3nwm{a
zOSLD#U%Pg1XNx1ptnXS2VV`HG2NxOZV<=5w#Tl83bdZCStmPn>ZxI}I*JomR+xW|N
zqfG8pSt)-@=p6ThSVKWPsp}nYZOCQuSa9LQj~i}py*B!C<+96AI~#<RVn8G^h1e^l
zsMKwL=d^DdJEON{=ukS!#x*t2!>uQTPhs;I|3VT47i!3Ehm06=FVK$uD6HsIF3^rt
zo@Ws1tXn7Y!sCPeXlA#3)ZLbm$~ru=D>GQu*=@6OX!4NscD>^^b>7oJf_H91t8L$)
z^a9Sh*7@5s+~bv}rp899PN7~GPt%#hB_=WHS99el+=%(^;$c#dFQ@$d?0uWYS`C<<
z+QyRi;l;R+aqC##=@?yFYyHHw(v;=h9K<EauQ7cjaF1mb8WD-G{w{2TBw2pT&<EW9
zp0FFd6z@Sdm0v`9nMxEc2l-Vo`Sx^^)Xt2oYE5t9(d#*yFbFDp?e$57#L=o3kq!Ru
z%$1-1`>cZX4&#fT9w?CVAq5cZznxXkm^fHk{7)wpCvE2T%VM!KFKyn!ZAZx_?keco
z4(7jh*^tN=IjA+vB&^0ydOv{@@P8ga=>irXIf{HdKaW#tBr2x(4CY%S*3-gB7+VbT
zBPHR{Kv{V&?Y+`*sr6xCF{d$e1*Uhg$UknoP*rVt;X%{d%A$@&ee1O^7`eJhdvSs7
zrIA4SCuy9#zW(;zozv^D_A>|-Z1mH}J6-!ol7(`M2vXnqjPiSuwuA=WwwPMD^v&6|
zFwS_LMj80^^+sffhV+QJ6>r(LN_R>vZ#LWDxcZ^hK`q41qPB$4XUiJ?xR<#$C%<aW
z#b*cGx?hq2A9<+L^O@JV$2+{%9&7UcXQ40S<x9?iuAB9Rk)YP~blT;P)do~5XL=1M
zUS+EmzI$Vl{dU+p>Vxy4Lx(2Vo5O;}@e?SoNk|qvJiK?yjejOKlUbfM!G)X3&xgl@
zVpqkIH#98=xw4ZvXYV}ni^^zpHEeh9rbw)y{EmVmK<ffMU;oB>J5q71r6r4%^p<_U
z9Eq&y+9LvXpZBiV!|R33-j>PQYGzS_pL^*iR<{S!TBe%^4b{y5GNNO?R<-YC9^&>g
zyA=68pX!!Z-+AadZ7aC;wP|Cn?PW_EuYC{NcBf0yq2XctY2uN?j%0qzn{X;HUNK%j
ze;I5y_a2qgMK_n{wMbpsgkq*l7Q~qC?72%?&><s+6`1@jtb|fXC}7F@>Mcp;`wokK
zzB1ZTTK#D9@v9dv60C19lD_xGZSQ!31aYCESb*<x784Qe==`VH_rmaesoM-}Ynyol
znGJS-CHj7i%E;Bu<AM9Qq`+LFd@3!<rX@cZVHMbw&jtpTTz1Vw(trnQl9G!@q)$%{
z!ZwdByjt$)mweY{ep+K~xL@wYkMVdTS&w*=i_TghCTI=`slL?t8Xf4O_^D4F923Pn
z8v3gVpQH-q!F&DJKHUx24hOMiwzUaZ;_WxTFdZGXq>W97Ex+5iQ159~Le~hek<D1o
z-gaxvXC2cgu`~FzmJVf&A+Tv*B#HXFdA-m_YJ=>BuS-)nufE>P2=m&N`*3lWpy%{C
zQ7Y3U29C9Uhe9v&*2y!zAybxwYTwOZ=3kwTZ%O81t0h4nE%VR`&&=jvDuNC&wB~mS
zz46$#L*0%p7U#N!`LJYpM0$DZSsn<MOE=zUm_w)TtkNkPz6QO~waOcFbxUVkZ56$1
zJd|F^Y?d*oy^cREIQpGA2G4{(tS6s_&dg_f3Yr#m#LI~?{s^;eu9M+V6?RVkBEL9<
zgfwKK2i;7aYbo9CY!)=eTwWkT1@`R*tF%GALX|mYDnQ=<px22~Jv65(FqTUnyuB>r
zyAX`{MMygNB2;koE)G2()?|Qg&aRvYBY}~S>$U_32S?bDME8L#DG<@t{)C0lJyI>W
z`XaN@R!S%uqty2$)k<>l?*!nfD27j16`4|6NENjR@cCY8)t^JfLlPYgm<X?g(-q=C
zw0soS<d7%~vEv-EN0~s&4vyZ-gT-u=Mc3n=vYNO_PK|!mOSITIcGsb-GSAhHIc$-#
z3H=<$%*fs=ofQ*}RYK9|?dnYxbs|tO{f^5>OCFgv=ch0k5D|4FiF(843}NMLM;CaD
z83mi`<_@b_R+q=%Bk?|oUHg6kO~hj*7JFHVYD@#Mq4Y^|S3=?~yiMgMzFv&SF(|Ww
z-#=kr#Y8wsi;l4I1RXAr2<Zu4(RL$BFgCDE#;*KmZICqTAnS>t)&IrH?zF4cXVuv~
zmi}Gs{ivw{zIJOr?`d+(Dgn9P#OOzrWY9}->%+L)c@1OYaW_Q2LaU_^k+?}*^G`x8
z!5$C-40y{d<$J8aSmiaTm$Q-=)$k1hd1H>37-2ny%NK1oqTiJh<#F$1ewd$a92{I`
z6c0R|sJlFbf1QD~i5ocUZ5M;(Kf6@q4U!|iyZYOJdDsad_pf$hOS^<@ytC`z-kyeK
zL-wN_*jewsZ!O!qo(?a+Igm|enrLr3->+cTt(GCXpj5W5nG37ArB>Ro`>x!(c{#g*
z!h60BXW+nTK3#8|HHxBFdOL!Pi}68L(rU-_R5g$)(^WuFs_ImhSBabIO$SioN6B)!
zpjgAmTDM-gy>i$*yHoN;_j6`okDt2;T2CFaBNu%;S5zi&lx9pV;^JhdmuAO;v6EiJ
zd03?_6mPj2;F4W3tCx=J{sb6W85<W1**6K?^UPUoz_)|<+J(vbJG2HgN+4%5AB4xF
zb@aSmL>v99%i;o;xD0ZXTd54PrX<j6WYg3D3sYL?`@Jy|XbdM=v^N!+sf&)x_Ls80
zTCV4KWvX!=OQS^Ntf|ahK$(6!7=0?zV<KwU-_r%_Ej{mbQST^Py-fY?lpzHKiQ>K&
zH%W&fXs_+Gt!rz;k2l~pyH>&h{XSlpE=!w~wu;;g1OzzLZ=bdt{j=6AHVQFXz8Wtq
z6!G?0&%9R|>y3F_F<CnAK*Y`TRDG4#<nj8E@c=y2x#Q$u&Jz3eDxo0@0S{HWot`cV
zBDG&=hX6Sh4~v(|lAVu;CVd3+h?Ld)9OjAAnm+jOF4o|D8Ie&CD{?i)9~VZaMya~O
z^{VBNeFuaC@9uRV>r*Y)qqvDKCYfJW4L1ah$CZ7$w@GRyD6gSAoaV!ZeL(l`fPf|p
zMor@mvLe0R3cIPkEIu6+CWz+vwNTCA%iRYsY%MeTqK=zjD7mwW70|>B{()nl2ugwG
z7(iuU{e=9icdy({R|G>eCHO?xgh^6OjKb$fxE|yU?K8}ZeZ(+*8^FAEe7RYDT=wGT
z@qON!jDahkDwa6lmA$C}z3htuck?bM_N`>R6c)H>m~6D)w3*OoiL%WNQ0Uo@a24ut
zCaS%L#^|uyhEABRE{)$y;$Cq-!HJKp35{JJL`+A9tnKkxkF5npp1Yh=s`Fp)2nnO+
z*24>-Y#R<U?^Wnu$d(LcaziPtX{&Opbh!H8N;-9rPuiPNHoMS#9_Cgb%M{AK;}3my
z+d_@M7J?~aO<I79@;Zk5S(R3!?D>iu;ou|csiS1Ktne);=z0{q{rzyX@2zV{w~@MD
zMR>=R4w7~2j$&)0Zk5A=RaRDJ*_~mJga^NYX6;;wGNB_zPN!~DVv2|MuIe@Br4Y5$
zSAExdYa;{e$-Z_<=mrE7Ztd4frS`mMt*wtNHac}G5mwDeFpkyqd)q6y$L4{a#p!;_
z`QxCY`*~HDh3$F$QJl3qIJjDeMQ<1BIxbF<4Qv?qv!Ku;H2DaWFNw>iJ-u2kNZd!d
z65p90I|f#JFNfWzur<6}>$+?~>r)M@KVo4vU3A=^`w`=XsvEj}5q0r5kPNhbta;UL
zw)P<v$1shWepYPaswL)wx7#~p*TafCK%-8O>KUtM!8OP*QBE_3l>e+ouB^YaRfA>A
zf(uhfSoW2gwv(qPf{d5Ku4JBzgKddJ(Jdqyi0A@CHy81IEJ~KpH5@h3>8vbf|GoCA
z(gHo}W%0$v4Q}GwJL9qsJ<D>fRwxs}pd0OS-x`8O@MM8(t|>F8^m{S~x2=~GRg{S=
zSMzhv%<H|&juOYV?LNcuEp1?@a7@D;&W<N0$jWv9y0G8zxX{+o{XF7&cyAiu?NYSl
zR)sNv?W+#<xvZ>uhX47`=#C^hYhH+gfz_@gusj=i5^GXUPipz4vD}j2T(Rb~jC@yq
z^&;=b?XZ)|#Y1!Qnhr1Tm{;wnzL(beBlwe_Y7gd#x$2(4K=<xLrGaTilC$VOrXA=?
z)Le`jrE}hzZDyMhiwcg{0|ljl?}n1I75GV|Xzg>G2&7*r7Cj1w8ltFGD}J6E!7Sd{
zmXa;&s~*ngdia(GdK-#PXIf%-xSE)4eqWrLK~kcIm!?jq&`4F+D=o+|9qlfvDJUV%
zRmV$JcTsd=I&~oRw+JFyx&2u2@QsBD7H#6py+;f@vrbl{)~4`8tl7n=gDh6vMd25b
z7E_rHia7NOnMN#4>LhJgzWr5>pLLrzP3q{!A9gu|T-2#UfVXIPGey__<xxDi^e;t*
zibpMZ#apqpW@tR|uu9w<-f=Q}vwQt*D4Oa&e#}v?kV4x<k>>Rg7|Z7rHwPXY@Q-gc
zL|ir)BFjQo4*8`k1goDV)5O44Xt2rrQq<y#*IAfqxX7?5X?Ef3pet2xl>Jy+u7d%n
zJTmA~niV)jd9vYd_nI$7Oy3eU3PubH_YU|hmo52dk(Ks$_+m87QX-p$6j$pm^2RjO
zJYOFVr_sG3&8NF#YQ7vu_fH$ldCiQF76(!$WMp68=4<oFQ*)6^=8lcVxIGHh+vHP)
za<K9q?IO>1N7oP?t*jI$$tp^+mY(JsSpVuI8!k0!yD3;G%}t+{hPI|?DRx31yAt)g
z$|nky#wIoE@cg>v_Z2=%FRQnn60hCrFkrghvnJcP>iZ29nO%+HCg55(#d?&w^L^`d
zDlzcdKynrzJ;_SVMUEwfi?z)v|Hzw4tJ!dqdl7Nw8a+HW^##(Bo=h7#_Nd#_#`<Lg
zuHs8^Ls+@*%ZhLg9HnTBC?^@e;{{q^w_G*UY_;KT>A*OAZH~7>fmIn|Q1kbu>ZzP^
zW+J|s0er&J;&?;~;&0zve~WLxgJ;LAqwA*Bh$-6hx|4zR3s^1*CBmbp&90kkEaR6h
z=Xy3OS6B*<UsfT7{TzO+tGIiEuw}<Bqi|m=(W(purOmrXnS;vEY^j0L^_lWVDN$(9
z6eVutVWYbQ)3UKWb*c>3p2sXcU)7yQ#ZTXy!E9|d@phpON8`}VVUuFw19RD0!?4tl
zlZ9KKkdP`I*OrtSL8r>^F=FIYQ&(mVqGLuikjh-ehdbNBCZXk{Raw<;kqXI3n}^6+
z+DG5&#nsN)TPy1_nepG)224-yShpgwfe$C%e%NIK3Z9Xk@4Nie_tt5pn4|dOWHk{f
zXD8Qg=VK*@-QXJxM<lp;BkswLf#`LZ3qc^k1@A6YkI24T?6??Sm^++g#x4q<lBO^)
zV}KBN)|=(BbTTvK!f`Pa?HneNTSePLX^WEGL^L;;;c~nAs)H7>Qko}{{({au+Jj@M
z{Y*9^OR0!vfT}n$qe3k7*nB2BUMoYX#s(Un1R8u`?n@G6Lj72(ToS@u-PT5U5E>d6
z6|yYFw-7zHb_%T)9FIZG8(A_(;^vXFV02U0r1t#wu<Fi4)*M5W4vu-EY4DvVRtY~u
zC82(`Vt&$|ON#jy+)J{t!~X%eKu5oGs)3E0N3-O98>zn0&NPPxhoylAkM-ljFLD<6
zU%j3Z09k{X)DkgXK0x={i!%(L_A08Ht7tmZyK!=ted%phe%%%yvcJ%iDKAS@f`S>!
zZbkwG%T(`FE8E*g(cQBXJ-%HuG&h|O_CNkE_QO_DP13&Esa%il{_umh+&+3uLdQcu
zE}h{Q($MJG)x8!Dv^r{TqE#RM+HYPQ|9Q9yz_Z_46`$M37x;jh#Am3>iB`B!7R^N6
zU%I64oY83DB}FK66QO<jIWG;W8KD_pGHw4>MBTZl>au$C$eP7#F!$@AEb^xhA9KG^
zM!WUU8xapTBnu0CtNn9v;s6PBEfm2{HW6i-xruhCH;~3|mzt-Y14CTGOf~n<Uq^R;
z5VuS`bXWG!SIPMTktgm-Bm<F$u%g!{AeLMRBeV#NwC0WS6mR_AbntW|fJYUdftlRs
zd9yF*ZF_3X-Yl9SxA3+xBdA4h(Q*e)@x1188?cp#o1*<6@jhCcJ-WXjj;@PIyV;WE
z(gn1bWHMnJ)C}&4OLubX0-%z93t5?fPl4VgZXnSapewr_+J;NX!u!5nh5iF@y(W|!
zUry7_JWw=-r19y5K5V|<Z@)Vf7kI(!GLmscC0d)N7q2GmGl}l#tyD#Ml759AyLa6I
z7RwN@4&;O<;08C|5KA4_0jp3*_W%|GplK*+h>?oWig5CKd1>rO4ACQ;E`2hUz<2Qq
zOVt8QZ|<(|<g^Ns5=y+n8$X@T6G#}yDP9S?*Qjr;XS4+I9fsqW$GD?+GrckK`rhIp
z0HB~i<kTt0ZagJJPg0XeRCvYHd3&_~IlJI*R<hDVy0uuVUU#BUPa^OV?m)8XduM|F
z?L(*!G@%>1vi3dL<e*7HK;60V1$9u9MgmLd$#1*gY8?~8vNsDE#egeTAWHO42e1n*
zHm#x8Fr33K-1o73eOI{szSs4nzZ&`vocGdhk|#q(bUYmsO=Nw2V91{II-ZV{l${*7
zU(uHWa+X~fGKLqQ%(OOw9pVZCQ$Cue3y3L5*ZSjJVhCy$gWw=paTE)ZGMJr?Ygq4F
z8AbmB`l;t2TG#XXh-b+#B}CeF;N;N5j2y(+)Psztm*|z=l^s_C|3<2|Fo+Ug^klKo
z5ulof0Gpf9vpnqMEdl{*c?eL?Xvr6W0QDRMKrf!flz;=-!YJ?JudLT<8Ff5y-a+qL
zbjyt#I%&FYyxz$75Y3j)fKY}Ck;&iWR|s{E$9~s?cJE2+58Hov2h@w^yFko{4|Q69
ztkMofr-iMK@E+l%6WlevLu5Un@5GmIZaKdBJI14n-S3@`PY04Iidt(EqG&C<DE)X8
zwN_7{Xf>lZ_G8MZwY~#IZ4BPx$*4AQL3YZE+en_B3;D&^kh#G7U)>uiH*Y2Skw1xs
zh&PtLXYxbbIqz}w#}Xf?QQ_F128MoeDe%dLJ+KLvJ1EvX`y{r%$^AXst-byB2Z1-q
zrg^uwx7YEX?cG?f<bLEo;?_&K9-Eq&WqoSwA+A^CzvwM<KlS0q!;8w?9~cQ8MLqC&
z3zQ;}vy}@Q0&f*Y-%pfwJMYH@W-W@mwBbB|c_@y)^t{z)AaIfNtu5H|*1y;DYOObQ
z_tmuC)qedPHh7CQW<5HJ8?#1Ta>YmFA?nSrVPv>DtsldCV6wY?_Ii_Rs}bg=l!nKW
z=Y@nhIkIjTmpeH!HDA<eazE-Qe16hwcRqbQIc@%qM!D=0Orq>oKT|(TJKMqA%HNN6
zr6sjEnu4sjx<&dmF8_S0=Z)#1zA5Xj9h9bXM3;lNM1pW16oKi9>g_2$4JjtbCwd$z
zXrC%3Jn&TqNTt&}dI!R@Pq_$Rty&zquqS-mu-~D5MMy&)!iRt}-EMv^6u)SnaFXL=
zKAKmSiRP5_SW^35y}&t1cu8$-kK>Zssn+wUP(hUc_u{p8Dcg%K+s%{TJI%yOMj!K8
zNt<pCFH^QDil*X{;aQ&|?Idl}Bsh?L%17<0MWKzCNo|mTLU{ATfiaDhg!7O2XkJ++
znis9TIeCG)`Nxvl@~F{Vv`H!3TZc#T2rDEm(kG>C&mEbR)Q;rtIbtSrrgjAULcJY*
z%%`_&OJODFh69gJ84OH5<fC<Uu3^~ckZiThI6n{=QCQhY_9-91D@#Q1qOBw&E))s-
zRFb+RH6Yq-i<TmTfQcF@NnMg!?on1tUHuLxeNWqaKgS{Ecvn(x0Q1dY`a74NuFN+o
z^8L1gPqZ7sagN0qmKo1=)FxD{yw!eP=2`5ew>*+Oke88X@xH3^1I`aGE{;FGJAbo*
zZ_@l`DHJPj<Ls4JZ^9+^Gfr!FI-T*L8@v_t--7ZiUb9ipF9b(Nl?vYCAbH%Z$u{vw
zi)5R4Oy*>pctlnqhzD3E+r;CFO}0@<C1I8gkM<>JqfD6RS<-5PTf2t}vpWpw52nPL
zwKaYhl|GZwniu;ACx_zF4|;B}SH*GG!C*`UT!vSB6>)IdZXLFj-MSn&IG^|VxOMR!
z`l9kTcolCh+TyD-@UC>H{Wx(cv8<`2{m63%y^MKfY#3FC;ct>Kktdb00Uw-kDs$-3
z0p{ees^L}6uRT<`>SawUV-Hufq^nf2&hLl+(9?*&Kny<)-d497cF8n-{L|lobAjEV
z*RS;S0}PL39AFY~btsq)SWRWNnE2w}t%}OG)=>q8X;3D@Rp*eYFd3a>R;A0N4G7#T
zRG>pavvsjQ7%00Ce@Al=a_vwy8x4y-9_(zQkU@YW;54H=<BU2y-at^U8l+)5j?Tcx
zuntww)SYl6SrJVgFGKmP=m-3Pno>CO|Cby1>zrbC8E?%B{hu@|%((rZ#}WlOGuRaM
zY8Lrm1G32n8^GT*S)qo<$tD|Yb|OLctiqI91j3;0P&q^U@ZItG#bG-J9@V!|+T8KS
z;|mQOVTpwnaD<I2;m9l|jZwnF!jTkv53okFhF}yNnRBvf2}d5?rDF!Xgd<4V-%9}_
zX7wqvrhN!?X(8o14ZEGHz8!Kgq`Y%W!(PCUJ!Qfmt$>QB5C#d~{Gas(Dp+{K(Nva4
z4SyjNfnFrhg#ZlxNc6n{RZ2xcRA3R*P6>-qaoX8I0QMU6G|e+UmEOj(A=PTbZd0Xi
za7fZ2g(TD8mJxb3XX8ZkEE^-jiiM-;&8SfNQy8z){0M|#u@Gw2M%6$h1IVuT!2~^>
zOkC(YR?pOTOgDI(5fKso`RikAA}PGoB`ht%N@LOLp^9S?z+dAiH;R#cL499YiVc7E
zFHx@+erQsgVWuwArHjHut{C5;F40v8)r-N|%&bQ^+i0q}x?wog8fSy!;JKcKTu9hG
z^cNc*sPELWs6aM7s1W7*^u4Pol{ofO<yAGI2Vm?^XRZB<LveJ_X&wLh5RjHT#_iCJ
z5|0J;VxC}F38j}9N=yD)DA&*tM*K>@9{A#6R?+grT#2P0HFzbK_D3reL2ap43J+rG
zBdHuM#Jsv|iy?NbAw<o96S+xYOQ?oentsulAOx>a*oW=Er1*2s`|6DWlc~&L2n^Q6
zN1PaKhy!Kf0p^BRDg=iB8^Y657jZy^&BYBW69RHmTLV;byu2Gx1=n6u(3Jo?szCXK
z$AQ$bZG>vFvQA1AIiyx2YdaJZL`#cR@#)>x?$&Blga!8=5t^r`Yo2Yu2igGqQxBm^
zBSz26)sG#%Pa9p8z6LcIV-EwBQ@$FT!y0>JloWOg{;qm?XBTIb6E=cD4}H4HY+&!;
zAL4BP{G9Mg2|41pTDh4>WeALVI1MQ+ba4qe%H2exp=U7Y<?JR>*y!LNq#`><r|st9
z<NBM~`Ay3>o@EIILqA3X=rBxfLL8ALIgq$O_^1;ZQ0J5|CfAVRy^u10eA+(|d!o{y
z|5tmAy;U*v0W3mPu`a3&_JL6~99tEy<X@NQK+tph&U7$QP~o+l6aypxk!_{`MlMl`
z83ose0^JA%3RXKKiY8LAdU+?hJi0aQD>^|Bb=u>$1@R#KaaC~S<2m7nfu*TH7Xt^6
z%PzavFn3B^*yWM97|*B90uQXHLsZlPEIfR0*AVo~vu!AyVdpI{O^p=Jb0l^g;a{1?
zL`j_qA&O4!D3J$}<jOpzd)vi4R>g3{BIhxYjSRJ;4Z_ZnrNSVJ0Yh+lK7O?cacB)r
z%7U=D$!4oaLkuy1CVK9gYAhpO(FJk$xz_|J_%GL#N(V3?r%3fYS*(yk28J-RtEI3h
zyrG{u#Sb>MwMB0omNs1+#3vgPBUnZg%4k9q+D@%Dru|BrUfT4O-e$5<nX66LZ$ucM
zMQd?PQeE0~IG@NZ*AlG|H(k%Y6hEF~)0^)Po4?CshVzU4i%)UZZ|&_HM+{LAcW;Go
zs`}BwPfrGwDGAG$lEArZ<GX~(y%mc__4XCS%7lb6AwipumGuA@v&>OAit_sOI^N(K
z&)1|I?2X}B^jD`$NcxqfJ&;+6Xl*!|j%9?NqW$XB&nmg*>Q7FS+-`WHO_F_mgNER5
z$jqMgzP_F$g&1u8)G2DSC!e6x?tLQ8#?sq|A5Q-~lxzw2^UJ;bI2K=e-=+6mdfz;t
z%L3#-)X88nBrkO@U+>2i<Aq0&+;S^_<$>fAvbxe+k3b#OpH2`*1_m*^ZI3t%^QYHs
z{EQqEJeo$RpV|aDB5BFElg}anM7XFzqeU!$4=bYq%NGqu^EXF4z;OH~1;?3(QXWuv
zK+Bc2M}B7Tr|9&Q^LF$65Q)?lLcV30BUsmKbJJolT+JP2wsiDYrz{1#`rI9$Ih8z5
zpt_Bs-UqVsaAM%f9ipu?8bVWwKQ%9qhZqqj_|_1SeW_x1KdK&#leQu(lz4HClL~!V
z7)RCwp`!<vcjD}{jdZ`k-4n9)*puT7$?^GV+lo=uy5(u$`pY^FoOE}cJvS0FC~O*A
z42>~sXZy6h`FB8q{ifx)-_3?)v1XiNqknpiauCI&Kp%=RVeW_SU|J!P2H!Tnh0Qxs
zi7nok>gC8_nM#@E&u$kiWA8+Fte>`Pxv0L?sBQ75NRXw0g6Lm6XR1GRhli+M|5kfu
zs^=s5cB8g!Me@zLll-AOJVf&6CU`ZMjPEpRJ5~gzvwHYvHO5Y}JamVL2wr_=2|qh*
zACrS;t<85ErUQ}&y%Or$c@q7>TNtS>cRif$1T{|Nu7@hd51`Uh>bysLAMuyrQ3x(N
zc8Z-v6u1`^M<q<25r=nd4*RGCAWXfV1#+^x@YhW&h~bf{bk-J1UOOno26hJmEQ-h(
zgA~=b5z;giDZ|f6^MlN#71*dUaIt)Wixhh;T)OC#<9s`zm3a)0y4lRrFN>5tbfA}Z
zMsU_ZtAtJdP+6obRivyKr<oX0Rw;YDT%4v#SuqTVDs)*bg=Z;KR;_id9tzi++?Eus
zV!?x?c3(t>mr<x};@lNosf^k77)_h(wE?<Xqv?59Dg(!DOO=5PGHnPry2w&xF?H=u
z@A6?Kpk87?El+3XK-BZ?=u#r;5>XeG8B9R#WtJ+_hgwW1U&i0HxWfb@%2H)fwqc5<
zEPTbyTns);s;wySG4E1k#u#}@PSR9}phpp<$~aLil8^YX5^|J~<0xvL90l=A>(a1u
zQ6?Xi$wxE2EM^p7oPkwz^3h99Z?@YI%~E@chb=-U)+WDs9+k>yPB0-~p)#s$7VZ~5
zPsK8B`JN4h7&x2CUSk+R3p`D*$}soL@}t>hnm69x4u3pS-GtM#1R%HS&{4`tCKXYB
zpvH?_EFKqUrqxOSQr1e%f~8(ot<<t&+4rni#+A+U*>t^H<ElTmN!LzYm_>iIVi~7r
zY12!aes~l?$GF#kRzgz{wY2GFH|1%nii0UDG7b%tHeF^baTCH<k=>fpUY)WbY;N-3
zUse@TZiAM=rt9~gQv6_W0dH^TrI!`U${M6?Y8`+Mh<hs&i_TI}g}Xd?35I$^1_f4b
z5@c~~kK`fHk0>&z)!-?NRc88T6!gfNSXV4VCssWh3^H!lw$(5<-~47qT0eKngs`h4
z6SCA5%k(5EB(AQXIz??}unVkM7Rf3VVky1v()%vG@1%8jSugxYsTckuRxFE5cDbYf
zs1w6XFSnP^7b(#D^MxP}{nRGp5eZGkGr_EI84)f=;W9p~%pF|L+`&jJ^uCY5KZ&;P
zEo<16VSzF%@SSo8NtM;})Kgj9Lgw<7pRs}p-7i;-poNaSbe^*+P%OorJO$orD1W6#
z94RovB1=@^&2+}rG)5myNd+_69aQ-%t?^00AU4EY=dITZI`wa=79XF|t|kq;RV>oE
z=#BHUmbI_?bfVdo;C240`khzyN)O#3AH}f%Wc5S-7<Lq&f%p+5i6OoTW^i=E=CD4u
z-0w>{HxQD?f7xC5>*}e_F78S>*WVyTbv6dVXIlg)EHP=Q0d#ztqXbYgsPq7q&jaAx
z&9N<5-PNxGzGRs0De-@a|GyLdr?W#ZtN@T*wUe$MxuuK;TWU$Alkm;|S#MMxFFP~v
z{Sk^24<>FvSwdw2pt##@vNMsXn4ggq&9iKr_z?>LZ5oR6a-7EqTix6;Vdck{#nKl5
zN=$o<qfO?T)0Y8IYaBiI`ahdnsQILY94UsgcL))2!R3D<+S={gvr#3MUS2GnyY^2B
zrcc|g!*=uZ<g~qaIdHmP#OLGI#e0ZK<!>tloipY=vShh3#|{l-=W!7KMb`eQX2_)E
z0K&D!4@+75XB7BXfpc?1B?zgX2|R`;)S65g-}n?!j6o^}Emsr<nR6MSYBrHc5y39M
zKWuPHgEUP}8HTXP7-XYL<WVAzdnJGjYqAXEmB`~K;D?uWTJNRi3)-dlXDQ~wpi1b+
zmidA<`GU;sJsbWo@HMqt&d`B2n338nXBQjhemwS(t^VL6^?w*OOXyKn|523!m{2?}
z%1oa{8H6TxpoAVJ^muvD<3}t0({`ylY1bc;0g?T{zGv|trfZ(hoa?n3S5M49>n}Eh
zHuQM0C}aL;=^sYT(wvv(yfo)gRHQt4_@kUWd}-!fzqOt6204V*TAP&pU{@oYEJ|~(
zx4DHl=X&O)*ujuOl9!OpH!rLHlvRH+?tZ5ieW$GY!<zo6a|s(4`v)h7NGLd?qyqX|
zT>3$;tm3z@Rs2F{#=7WFtzkH>#2q}gpf<HOH)TKA)dp+B{XurMe(sb3VONI+WT|WZ
z=qZw-HZ!Su)^K98i}h2dh|R7pu;x$cc0cG{poIQWMfETEfokY8p?F-1nGz_Y=w%80
zEJupU4g3_948~pW!4>0vm;3kGlXuDRf?o%3nOc0lfWJWsxXdtQ@VL5W7we}sfezac
z0fAp}d?60@o4;!^2hUHM?G9aI5$%u1lv#tzmo><kYk%~&Qnn2|C{HU)uJ=;rksZ8v
zIgmr1^!xqrACIeQhODbw4ZXHbd7o?mYDo0;ci@(T4cOV<xzrEfE^C$nDFea=d=9*c
zD>M3Kl;Dedw<;>%aNmPfG4aK%{29sr6Sq5&myHKqI`(^oW4~@NZU|>E5b5t|f}`C^
zr9)LpXp-pT!OrHYZ~`|ytJ@RP;lvxr*{8$kF{l+F-F@N?X%0GbAeGUlkJ5%kPp~fb
z@ib0P_<dZ1G0_kBV=@hfWAT?8_{AJmh?QXkG>i(4bBEb>>%)@S1cu$=abaN>8>K5H
zENlP~Kq!g9Ar}$}bP5+Ie)kK%uO@z)3Z}kiMF&UYosKLF)A5Ghq|<XIPN&|fth_b+
z@cbBq)RhF9?NH`Lwqoqm#v~lMkD5d7c+6>(6oW~v{A5h#z(#zRi@Q;llTFDj)K1@@
z&cG1SO-TWJonlXl?ThQc?eDGp%vLwf@v%=oz1i3Y2WE;wq-+XPXkoacGT)@Z&!>8B
z@`cYI>Kp08ir!kJ>73LM(66>nQbY2)+tpEupDHGNt9i@{fBwWj<|2KyHrJyf?a%z>
zlZ8|y=|KZkuPVxG<F|Y&z26;vsC3#<0V~LQ`ip!tuP;2!-+5Puq9WQ+H9}|DqYvk3
zVd4zN;@lm;-W1M<SvEwU^KoHQzrsy;(6ZLib4Y%~1-JiLU9qgOn)?dp<d5^Sl*&ne
zk(2au?LPAyr2k_I7z@fE1!s=LKW`yo7D+i7TK+j7>9-bM>WK*RCHtrS_5~+<>T^!A
z>-Q%YNZAk(=1cao=KdKcd+KvOvTrZEr6nTFPrDzTz1y#Fny0_WNA#VAS21TNA;~M^
zbUGPL<0BJALK@QR+qG)vqW$R*x}AT_NB8E!>zL-*r;zY%2jL3w!SA_ZTsWBAKRe{@
z6Mjm4&PV&&!Xujf4+s0=%niKJwHr8t`RN=PEl~SbDsn)7=c2kXq?d}*Bu=^|g#UhV
zgA7r+GBAfs&z8{k7>mPfiyD}FUwtbBO6P|c7snspott)lRearc|5uHA{^)F+2xc9f
zjYnEUXX7!Mg&-c0H98v)u#C>e<BE;WqOJ#}1VrpTcxiFi;FiOuWbr-{477~ImZ!b$
zMc=tOB;6Qh<Cu37Qt^5=;^piCD<SW^yj|d4ztXc3bK?NhRztE2oNU0-Hg4;v(vthY
z?$Eg$gd4ZxXg@Z+?Tek*yj#I?ZnX(a+rP9UJdO&@#n3L^*?smcUnLmHrmrCYz;zDW
zG<{*4zS(4hJ-<W^_cnb^+feD9-s;<?+^uh(e!OU(p2!`1(LQ{4e137*)<F=y`DB4X
z_^=X$EMFR0n!olaWX@ZXB?@83=ky?qS^NWUk|7s@4fx=UQwb)?9hMM<AZEAUys$F&
z3*3HgcAs6WiAqECyfHz7RZ(pSg*-Sta_+yQ#PRW;$LFVQLnxV>?|9Gh;BB?uFxY!8
zd~5*qL*tLDmsU2wkP>Kk9@Fe5Xctx^253VDUC;aKjr{=d3K$Dnb@UnGQ2J@?PlK)-
zW<B7iD|d*PU6>mfxc{Dd0mek%_QDJM^ou*}-aR41j*%kdklmTc=V@8DqvxrCOFQ=I
zKF`G{WKy756By`>yAGJIWFX+LXSc!_R^)a%!plb6%Sp%Pu*S<+aQJ_N%<x6ZZo=O-
zS)hg|0y9nXr&b-CAB1=;fhdiXSx#g+9moO&rw5iec=>SfEQfO-;rS+tl}NZm!pI5d
z>ebGeFfi~#A>l({uwaNnis(W_)qc=hjpagy)fMN6jnCW7^FuTfu+S)*4ZGw3LuF!9
zzLEh%a~sWsMSpe5JhQ7+GAYNs^7x2L38(Tn!fKTGD<}<>jwOh(N<@_vE<Ye$48F-B
z{+E-?PShD(NbB_&Ihk}drvaPA8aY+x2%7X$rx?N>JxV*ZO#XcsLs9xm)2{uNWJENs
zL{LkLpb`dKsJp0+#(Z<UO91t#31X4KGL+bxJzmSK+z$<)LImaZ-2m|^H_SbIkw9wO
z5=dDl!|I_?YCoO{jsEJC-DX!SAf<wfVFdAh>@Z@1L{_3w`PLAsZpFH&R1xmoZ-0>e
z#PA8Aidx!JA=2tMTo=RQka3Eugu4_@%a6X;ON3EJK9@cw#Kz1&ENqB6bL_{S2j{J|
z&u?Pfkr#|7aXh$>n6RGIJS@EQF<w1pHLVmhU$8#XsY0(&7=G?#=Lnll9Y(+>_ApFf
zhD#Zn#M;A<vDqC1U5kj#f(g5Z*l$Yo*-J#e#^a}~jP6DHz?wyfHa)O(FqY53nB{OD
z4`Z&0|D}gfdKhJhR+jY8+ohD<U=S-lpBsi~35(*W?#uTtwk-XNx*ke?$3U&}96~G_
z<sgWdA@XMgW@E<!nInl`fe(pW!9lWJxRy!6%XApF_`5yoz-(DM46QJAgfMGNc(xJ>
zaugU&OIy+evKp*oagepH*9$56XV3XK+1bTgmS8m|b%vq<M!1?f<8OghQ{zgox_n@D
zhQT?o>U?WIlvuUIs>Nbe1GM4BgBkk8&8(FbO_+JEqyylHyv{AnR&6^NY^Z_I)rR4E
z9wTCmvFpfT$#ktjH+coKgswgxp>yPHEWRtia+RYj=GY;i-=r@9@rEyOu2Px_u|}6f
zdCMpi8f`(4r||HV@%{w)5f5J)ZeA1`Dc6dlF(^IvboHts>&LXRH!U5F=gNcTWVQ1I
z8Jtf6sMtj@fg(;KHc5`CdcDpcKXLZBx@33IUu<}s>ZYZSB30m1{F78MEDQf6HLmne
zmd`(#VQ?P*#GtMCLSeYVvYbolpOpT|^7<$9gw3+_A2OWd__+%4hG`x@mV07weYkmM
zDoXGAnA{Ud=PGI^MEewq&JIeqe|2Rpb5mB_2OthlUG^xmIsQ@|zf6^%umel%$$vzD
zMWsejK2sPVpG}XF{80Xi@<{mB#SgM`;XIB{nHV{i4h7%2kjsIEMM9=1Ch(`Q6LJQ%
zQ;;R`2n;ZUuW>fX3-bt^N(QCF9$!+~+99aEy=d<@4}~llqA5?7s@-bgC8WlcUc&Nu
z2{R1N;U&zsrf=yblwLxyUIMpNN$`go6J{?LcN0UQ&=RZ4WTkm}WB1QPnq%uK&*tGU
zco|!lEVC{JGv5@Rg^H}FjCzctO@^AQJ_bbd;An$4&I5+*4v%YMcCl^p578iW#Y3Nk
z-%hzG#-yKg*?kMVoE}&L=H&y-vmDNWm@Utsm2q_#1U*t?$61d&chJk&UyuzePr*KP
z3id~gI`YaEKM0bugU9nfzPTJwPN;LDGqvIhO>Z&aEsp4zGy6Qn{xU>s*)t)-#r7cR
zb3t)^vA_E$GHWwG24>SBB1Y&YV8HpwX32rjQSC3w2^Dq|{=Oz7OqWZi4cyFhHiFG>
z(c8%g*Xd|((z+>bXYuMy*r)a98^71-bg1U~Th(xz+Ty<E!%C>Wd{8~j-yA@Fz8$>E
z&~_QxE-<tmYrw}fHnYEr8{lSfSL#zIx1j~9E_;4My!w3Y4gutmnGr;-=eyU=@X8&p
zilHx@ZWm4Eg%h~K84UbeRnhsh`C<JvCHHSOYK<zTa%|HdoSwP2wz)2f?Y&9A6lL#I
zkDeIsBEoU{sZ*IW%*b0c5;U6mR9`@gpj>KPY3P^F(9bY9hozryzsS<kmzKULOW*pi
z-+?;q)cy{W@&k3d_^=<9m8IGdvOB8U;ttbZ=XfaZ)A<3)KY`}eJT$L0^a)_8Bk>H8
z8R940XtS&JcGz^nNk4bWYO}fV-kj!@XQz5KKh^7v45xh9yBaFS6+(6W+!?7}eO{`o
zBEETLeY>&E(Xt+LGOC+Os1-tX!{jEqqqLcG=}nSae$OoLp!^f$eWzh)vSJ|Rt|8`c
zxZH3xcT^Z#^;c&m{4<L@j^I5(z2gY1WpQ@Xp-z)QuvGDu8Q$^$VrWBEg-~W&=XcN@
zw|#=N<1lfS`s++2O*KAEMAwV3$*$_JHVOPJ$)8)^&z>ajn+?+`W`pjaEgmbYV7R&v
zWpjRZjOGwb#ODtmam%NO`c|WA*bg<(8=`KYpkaXF>cZ&#%<|pb|M(PrzTK$Wff!lK
z_QeP|-u}4-9JhRmfbTS_cG#t6+%o<i+MEdf%o2WFYd%H7cN<l`OJX9Q+@!aXaBIwB
zP+2Au3JN^8l;f69k@8;~)nBbhNNU`mnGJf}j_Bt3A0qlQOFEr~dxEIfDvg>Y4T<V@
zLkw3JVm{?*z-PuQbk8S9dac^186?plw^E-QsAw2sxPgJ@58S{c>yq%#EbQ;jj!*MP
zylMzET1Fb}W!;YM(r)M(Yoa^R;CbPBSSmGd$g5Uw)GR}d^Cr90>~>_2OQk-qXY`@@
z1bN3Uy*{38f-$P;gq|?QF?ySAP&5zS!6fnLADYh~@N6?awObnJBA9kS`J1vytaA^m
z{eHLGO%=n?hlkls9;ZFKxaxK*o16L@q-f8^NNGQF18;;5lFq>Hyb#XZzdt?~=kHHH
zowUTkp*T3%|M+`!_`dq~<h1#_IKB`E`_1@U)~fjYq}lG!H5Qo+@t87;VfnHc7<272
z7%CMzU05C}Di0NHT(me5W|ZX7QJB=-a>re0NF>%3)0>!dUg!72e>|?;S^U1b)vz<%
zef-nk!QfKtZ0}s^2XGU}9?3W$MMyT_bKp%}dAvxLjr!u=t)kW{ra4#@C~b5re;x(?
z#O+ShDI_GU#|ez%2IVTM^z|sI5!sBDZ%4p;9m13}N%ZkxXLD8NH>PGqp5t^l@dk4C
z=`eZ>fjmjNZbC_uzWh-tqfZ~D4U6u!F81*>PEW{&zdW}xa3|AXI2M1of&YX9F3d8=
z$}j>bMg_;Y!zQo>DA@#t-QjUzVHal;7B+wgAe6-5zzc~4)}J`>yI=TyHRqU(>64@J
zPN&xkI^NKmbf_(Jr{1Zoyw!gF{P=>-WXdxn@$rq1&W+38HGzwq<)o&<k^6W%r1k2@
zq*i@0=Cg<Mk5(ft?nZWx)pp0|P5!4dnCi!+)kX4X#p>PgD9p;wAX2x}odkoGw?D;y
z|3n93@Ly?*VBGHfJL#NlsGJOxJ2=`pRGhWM9PQ8g*;Cw4X0LpcezpFQ(lky6q2_cm
zY8%h*W|!w3>-d<+7q@;VaE4zx-ToEm%s=KN^<3fIbC4P|5N(iz$ldp@rZQE(2t*MR
z{ry?H16u`phkxZHwcX~(3zTZSKKcx~Q&e>Khm*h`6e-##F_pu=a#GpQiYTS0lZE;M
zsf^d3AC*5xqOAVNM`O#xq!&oz&vPVktG)lBGjamwhO`Ed&`&ep<RtpSYic5cI3vQi
z6E_%(lu3Q6WlYn!dXMVWoK#<Ur9Dga)K*KeRIlBmdMzi_7hZ|aQa!bURxH))_o!aa
zM|I0B?H8!lXQ`grKr5E&oA;=`nUm^Er`J<2R0!2&XhE9Pi0a8VIjO!Jdi@wN7ta}Z
zf6@8mAv3N;B6De44?jf6k$=od{N+&ZAW3ai;J@qP!SA^c{XX5*H~C1PrAkX2b~t$Z
zQgu9tzA8Sn=SBC+X)vDbc7on*5Gfq?RZhyM)M65JTpY(#TGs<2jo6g|`wh7XP`K2G
zO)omFKO*8M-{hqIa%lUOH+C)uu4w&HIL#f3;NLi-&Lu)=5!q8;=A`_>tNONoyV3Lq
z)0?3ndQg229Op~z1{8vEVq$lF3ZY9Y%fHJ<f5Tx#Q(Dps)c4Oy`@p}wM|*sillBX*
z@xxj;Qt^Wf^IZU^t&1?sE@eObn3MF&q3}V2d4$?W*LR)nO|LWYZd`vl0nU-zw%ySL
z!f*aDA1h3aHx~!@oW1`CxNvjh410n|CO|VmA7s)3kxq1-5i%8AaddoiTBvP4Iq7ua
z-(8YcivG^Yhs9qK=-4HRQT!GkDVv@<aPB(S{-6h9r@zQa@rB1eq<<t?q`1>3B2SS5
zP6-2~^(kN<|DBKA+o}D8MRc&RgH5}tbX>mBD1Ag&iqFS?=OpsNV;V-}LWA-VVJRFR
z|DBV_3$LmfkqeE%M}(#5d;E7!A}_plW<*Y{%BQ-c5n;C&k+<>@d1sj<8D`2GW9M3=
z>LwIL?QKTw?VQwJCXtS*ovNDfRBAWhA9gM}|3i_*=+At#-cK#LMMN9_^M{aIYBCw4
zNK6+IwsU^%2b0e65NqbEGw8Hs4&4L4=H$e}>zEJTxH~6a^jvq;8Qo$hV;BZkX1>Wu
z^M%(mEf7YGP@*~L`L{#y>f{VLyS3Lvt^;VWPOS?~qyET8>4Sy$YAyl?yY<7Xc|@`#
zWyxPxf8-?b!mDzrKw9qQ^r}et?e#qh5rTCfaPlE1kr!S|w~me}{0DLrNn|pIhfSPU
zKmB;oK0WEQ58ri8kB-g{FG7f-|1lpEOoibWCl(882sa4)0EPKoCn%Z|&C_;Uvg73R
z-F;RVe$B~?g<lYi7k&_^lVn9R<kLq3(ZkhY{5>C2S__YBh$+({xZ!_A=>f_XP|IaJ
zaVFD3cdaAMb$+pbaejZXklvd8DIZgg79Ilem4bt^MJ^H|GtN;@X@@BOJ13nN9tRPf
z(UZ&FkQ6DB%(N>SbiW22cSws0#Gd&k7s;!ZB~M>qddAuH9ri)Ht_O7^6mjrb1<HzK
z05)Me2zcUzA84O^$Vv8vx4mjlnjLtIi7xs8M{-koJn*`%s664|e4GgypM^{)Uj!Q#
z-r6n&8y5fE$8xY?;mz;&Vgs3Cc_2h4hJ>~``68c<FcmIa9ABB(K~zxP>z>I#%!L<=
ze`;Zgc(D{}YDw0`QsCI{!i%8S>HT{g)=`nZT>M2od$IVL_N1d^N^9$nbK0y)s;NAq
z?I@lvOQElpkS|N2yOxkIOW~A%cfQ;PGxjC<BA<QPS_(a;%0_-q1C#I}bQF^>ax!Kq
z6xlK|W+^n;5;A7-PihcUegTYeng4PtKjc$k+e@Ls=<r?0m2e{}?ZnJ=V}x8t#e&GJ
zJcS=ip}CfaA3F=5fj|mtiTJS;Sopj0gHSKk>K+fiLSeB_`7FrJQfMq?(!<Sj=c^m;
zoG3Fg-;H&~fg<=}*@ycjCYHnyYbp4#6dG%Z*2hvH-tWi{I&iT~$8gmj`K-pT3y-U2
z54VUy&y-8r(lK21M@}Lyyz03}<U-GskDMzPrO(Dx_ALH87pZIWZI<;M-4xD13_-*w
zGI!JY=5<Da=c5%6oaCT0!m&^gTlaNNx-Yyo-~aouI15P>9h8%RQ>l2OSizZ`I_ek8
zl!bQ*mXIln-@0KLnX>Q}`a3fPNh3O&5`LY}rc{^LrpV3ld7G5E@ML*S%EIzw@lOvJ
zmDl3(WO)tBym&GgQ3Y%&eMKFc*r$BfV}IeThbo8?H8Cu<SyMt@s{6=3<s|mPn}r!-
z7h3%>AurW`WS{a8d+`g>%n-ZKh+RTnssqVB<s|mPEAkm)7aF;X+suO0@!z=!z4R?-
z%kIq^2bxC2sl$9pi{wS^-u%A$7FEo|@yFwf<NcH4|JlDdKK=M+17H922LC0yuH%B}
zo7&qqju@gH<K9ZVd{*AJqcWGT-h{`#e@0D(P6w$1-QcZi6i;oPU&mvfzpMArQKgcv
zt9LwdACI50t9Lvmvs}a@vUc^32UvFXj>i?-)%)NrW3F!Dn3`ojO9$`ZmhVm^wKq)<
z6?X78v=uk?@LpTvcTt5$Q)={L|KQ|MT>3%J4fd*{>kbCvk<&$iu)T^nIBmBM+s)IH
z)Aruw!0CPwpO0G?@As;e%HLqF-dwZ=YGQg<!@ZS>Ka$_H#4UA=-%GVer!MqOCF@6?
zJLrjQ?d#dFgPCqM3B9=XV*@_SZ2vquz}$o0^eX4qUVq~DvUaa$4_CCD)6S}t^|9Ya
zCyeprl5;(Ib(3s0?6$B|$Ud2!b0RLfaq!kKx9M55Pi_+L{q6)cTf_iuUFg+u#Bc0Q
z*2Sk0(rsMPn+8;}ap(s(&OrDh)RLkOgX^Nw5K={r#pF8f11>ApH^hbW#l81EHOuh(
z(e$l5*c-1aAe2JN^Sb!xPuzw$$1~hI0j9imhF6$IHl0D{Ra6llj8fH?v23RJ-5(C_
z#O<{^oP7{)j8pIOOZiHIDqp#)!u{5DM-#cHhW<^WPm75j)|sHG#86z~o$t`%!$XG&
zOgxoj=oL{r<=|~BV{yGvlo8T0E45yjAXFQ6f|K%TzN?ru6AsF^7qZ-H$k)fk?NF9m
znq~3CXQf*mXp%sHrI#prb_2=qdINV|Xe14?8+MWt)kavXh_fMQacRb2nNoQ<9e1QA
z=W{1aFs$Bs!;WcP{p{aClMv*@J1grIZ(dhG?RssE)>;MBu5QaetKS+@6$D@1BKn9h
z(nk#%-9DE6wVpTz(r-8H+-%Eq@Of(Swt8LJmk6469Z3ZK6*{cnz_?09DMkaZ#vi(1
z&tO1mj`a3$dUJ_IBlWVRS2RJW5u<CN3sE8&ZI66vwK=_+4#+rMx;RRKi2|qJhc1W0
zy&U-6FSt&&NW%PqdMqqPQt7z5t0r;3x!vgmtFt-q$7EnA;Rg4_dUgX`b|ai<EKTds
zgRjY+OCucV7)<Vz!oHcJ2PIx*<aj-)(Osu|Ev^E8I%4nSj(?+<#k1gPSED=7U6aRy
zrEnm;)YCF>d($pG44xlPvld>2ztx>VEc`U4yCO%Xt6pHdF5Y`rxJgLTu`)0;VaM-x
zKBDNhqA!YZU0qLLS-fEvG3+sJG@W=+=icAQ4zo#mZgden&8?5=*18xZi2lRwop8ou
zzw6;c4}6_mCvPMzG?5mSAESF?`N>yY^ZRQxvA(`8cGx%6%k$ovdAcg3=BXW0#hoi>
zWVIZt^~R2VfI+#{`<Cg>24iYa4~EH2!0K~^Nk*V6if@wS2hMQp0C1s4^LRpQ2g2>%
zj3CdDO^6jf0(;z%RKZi|-l4edcvXzSTF5n42T1|M-wlSe{xs9|$pB)Op+8)c6R(R4
zxeguO-Cte$keO>pq+GFt0i*n^*E9>=uIKih>0p8%%x@7bca@~1c`P+m^5pX6*M%g}
zFK2S*@Wd9CD}^9By<g}707Vs5@OR+ir?Fc!76TGM<Gaq~-3V(*FKz~TsBSha>o#uM
z#uw*lGENCNgR5hA2$30r(POxwp!sw}IRQ#PLTnUe*2NJdRMr-kkX!1PmJdOj#9&HY
z3B3rRB6*gA6$zANs?wR)@I==MdPOMAY9Qy))72BPA1g8!|F;^|R125{+Zhzp?t<~3
zRMl5$>E-GuNCu)=tz{q?I0qS+PW;G7^Vt)gnzX=nqnc_>lZ-G(0YX295R|DM?>yB&
zD{Ln1fB+HJk&C;RUfk*5+2T$ApmDd9V;`DBvMOW+Ju-qoNr8VODrDNKtFS>(Nbazg
zhGr24^$5%o)PdR>cdvoc1~93Y1O<5j;t8&LvqJwT<H>Q@^Z!&H31xDzU=!4<St3Gg
zK(&v5ddcH*#75{ZHat%j@WSSXFV~Fr{P}$};m`MM`{3dhiwK>=)p_*HI|zJOxru<-
z@ZZG2I~6nj`3V2QO^$`#L`d^D&pv{kV{UnjvD`<{Zi=QgNxc0~?jzjWoM92#IL3=j
zgnqX(^lv)fOybB1%%-SjG97F{Cd0w5-?j96^_QFc-bwoq9dg#hJ~f^|ghYmIF5Stk
zix_<vVsL@|KA|LSgB%Y;lP2B>o-V~~>NVy3;sVuf9^IG`-N2{N4^`2u&^IJ61E#93
z3-jJLTUqzo7^%oTq8KGLO;h_r5`?<a%2~RL^+we$v|G2uiF!sEHxo?Ln>gDJi2-UW
zY>0dSuYdOh#Fe6SL||aA8)ww%jynh%+d<#zuB}VH(=|~cZG{hxwhoUZG_-pn{naK4
zr+jh}Zn-wr2vVghabkI#y94yv2_q|@8Il+TMcJo_ksvOJngtl-upcVxw9kr2X`6P|
z8VYvTwg`9kM7=6xgGR(S#Q`FW4e_fA9gXE}Xi7E}mS2zhMWPFq!r=IkP&+~K)HG4h
zO08NMI>lJI>9#J8`zpZW<L;}P=Zzyk{*%tUF<8riNP_GQ;DW1XHitE`-<dD6uT~8D
zJSAl81waH6fiHybliIHL)nzKlfusEQXKm7l7AZpEh!Wc`AGVKKn+Mj<H9Nk9^(CxF
zkm<f+%Y_3&baFikI<R^G_QOsW2iYl4#2(>SvIK`1ID!e`ukmPz(Qq}lXl!=<)hYAA
zuKpPB8Fzg&F(Uwi+!?a`PzB=OQ+F!2wXUWP5Xi&@K0tI2o3ykg6;VvQLY^Fr7JG#F
zDRV$>d5vEe3??PJoNpZ@{{Y5YGpdG!8w03L#b^?ASnp#KQV;q}fKpF>6KdZvO`m~Z
zw5zD)SD5*vsDz-Z+Smt}yz=3eMO=$~w%AAGGWqna7~<78xL2KEI_wPG;nl=0eWSM3
zs98E#1pepBt@;CZc${HuCpBbS6bvV?6kWY~*o#ANuk_+e@hsZL9V35_((@t+9%g<-
zJGV(9Na~)>SH~Mrqq`?8ONKl{tdJmYgZ<}viVe3$-dK$D#ok~q)}wv_r`XHhg0$ox
zQcH%}Z}(S`5qY0jBkyoTiM*E&dB?2HgS_W@RI)_gCGsvDc@Gu>c^l9ow`dGY>#t5(
z4t6y|-ZMxJsvslso->A%OnTvX+kg>GEHVMar*P>-;BDg7%g5UpAR=2LH3{hT{@3FS
zOJQH>)|&BlvgGE0x9?-ZtU(KgG(&)pz-@!k=aSEczdX1N?jm_AgVJPgL43*!w?Es)
zxz&IYY%d?!jyRhGYtOgVUWv6!tX(+PzFmMAx84kx!lwGGABP0|Bt{bH{+t<Z=QrdG
z)x^msw@(6WbYMYG2UBR;7;H8TutRIc^AL~o#RjUy+<I9^P0!$)CwNcR2NKk7g&r=O
zSZwb;>F0l($7)N6tvc+txuKt%(}ThhhSRn<J8a{BKJ0&N9*WbCC;uoWx~(8WjJ8c?
ze__ye70XkvE>f&xSQ`s1FVv=Fzs?9-hBuU2g4%oS=$!v!<!5F_mf(B&!1p~C=Rx6y
zEHBeOu0hQiE-z7diNXs<;n)c`RCnMugu#d{%e0cZe&^C;`Kt~`vq=();b{z)r;G=C
z_z6xNt%(m*v&Fli;sPpTJU;YCX(VG5DHE5JyZCB6a=Q(&y(Q=rnMwn%t-)f+Y}RPE
zn||m!V=4>++cH6ViOMQ(XUi(*ulw};26Z9;$wPeF$EjFv*c~sd_q%$)Wn!yixZJ?j
znr#Bgq<z$Uh1Y(q*z4U)ZxoB=;lJ=i0C6|^6HJS^9`Si+Yj{qVRDZ=EmR!`7fZ-f?
zI%7vZsyrZ18r2i}ROP@v&8T9Vwq6C3EfZI=;8C_5$v4vrhG_v~=_b4duWlVA5UHv>
zD9A(U;b9FZB2~=nFxRN((*-yIiXsTZD@r{_o_JK><I=mj!V*SA9%VXEy(B#GIffJH
z#TjVsH`Ik%j|Aoe`kIiSQNGLH&p)=MTEJiJR`gfv<OFr2JQP;Iowlmcxf2Liwv#EL
z4#_V{3^>mKoWzGPfEK<q*)-M>dwJ+IgAri&;P0zfUhLw{+HMvrz(x=y#2NVkbiQD$
zt2b@Tj!9DyC8cxv5O8{&w<wNTqxyXN&rsZto$-txIa_@{HnJ>adB18R(`Pfn@wgbX
zvC$du`St=SeTdSBDBOp*4Qi<IVkPaHmR>|Pg8^ZS$#e*k+qB0o&jdmuA41h7qFh(d
z0)-_5I+n`42}(expXn@VLwr6F|1AzqHfs2v31V8RcKQA9|65c;tk6{XI4DC&6~;cF
zG{R~|baoYGy4EpUSZPbB#AXg~ZX8+N2?_LJrM9GW8#zPx{@_HO?31~>Xv^pKsHRs~
z1{3c=mymkHZO$(U%}`OEu#68K+>^zdsLangy-xIOpad0LLj4T5TjBGl!ihZ(zfp}c
z3DBe21$kWKCxl8FQ}OibG;LA|6XjQI4@&>quq(e)clChQ<QN(JE`y*Nye^ZV?#ptO
zGbO*|5$KPnXM!Bs!}G(F!{$YVcB2BQG9_h%YN|0~fPuq8n6j!Smo1#TK-oGZaQC8O
zsHo~o?r>O-6GdE=97U-2gZ?l!S0GP!m?oXRV^_PmimeSh=8=QMpE|*+h7g{qijRTa
zTh?yy(f(&T7C*rPMw!7)8OKO`oXF#qj6(H8e=s1A=++yeQmS-gXuK*37con1kj%t1
z_)8bTs=yheE$TNuZ9+=}ap>HPVf7fOU+)|JP1EwMWpIv|&Z*gZw3GJ!`76A;j9i2c
zr8YPvjfdX0tc%DMl_O<VnG@EIRP~0xP(5OlRvs$fl@$0+1;@DIiQ<H`)DZaUFE{XM
zWruYq@eQ~yk9tc*A}e3AP0>h1QtP=|scnV_t<u#MICBe=8OuOdZQJ(vjy$_>yUJ6Y
zM;;aA%^c@<l+<YAT@f6Kmim3EA(cK8<0Ns|q$p<`m<YE;rKcQxpFk#xymFCwl#B>W
z)C{Qs27MsafhhuI(g=16LFxn3Elg%R3UVa}rj$x14c+|xP`p2W_kQE#^m9}>ofW$#
zfXPE&(A%wcjp5GosM;lAI+{%4!Sxt_rhbQ{3<$`oBVBYgFawP`Z%1oCG!L9pc8hx^
zE|cufR+9*ofvwyyuxYF#RDD@JA<OYsb{GD}df8+bZ*IDqTf05|eqTxq*dV$1SePoc
zPp*iZF-(PKToDEnc3a(e;xbH?QXflDDlHwR(hH?2$1M(18S=bSv|>k=4R<kIUWTd4
zFx4EwR7maW3{<$}arMn${hXs!h6n>UZ|q_8SEq~!yZVCmxn+z+1*i~xLG^E0FF}1l
zZ6t8Qn{Yyt0#;}5|Dnn&^_?z4Hm~S2Dlefx{t$glfc`~);Ezz6Y2e(^ID(UGCMwMQ
zn?PA|d1M^8QpKC_2lWL&0XBKaoDT~bqE3ygAQNV%ljo>2PFRMvV$&c7!Lzk$3|a6A
zg<k_##>76${Jj&!WSUc2(KL=d9?C)yGUO&BU90jfuze`E^W??pd0x>2yk_w(yblV(
zVWQbd0{7ojgtidoqfMstEO?qKLG3tfh5}nC(I3$-BE+la=abh0Pea$%Rp~5A0DMnh
zHBZ)1%8KYt*MyJOJV~aNaGnde9U^1W6UWekUhOvEQ|ciP8#?d6nW1dIVbK_(a;8-i
zA#mwVhbaUoQ+{vpgkO*(bO%#}Ow|COWNK0}nWBb18bx5a(UPNGWoq_7xh1kigsi!y
z_<J?*FHsc@r}d)^=X*lmW)b5Wf;<q0C}_-oYJU>1Capito4+HdAT|iDzebF?szxY*
zJPX`4=LQiw<rw_2f$PQp^ClFuqc=c{8)|GMUnvgiIhP3K3W#^uok<FK`|xD{;;>b4
z#1<P0L8@iTqtZrc=XRkua_sd2ZNMa!-l%Qp?!L&~N>#>WPWGdo6*-8RRPlP5O9kLb
zhd)^iA$GK5fun-q{zW8&_kKvWE}|HsRMTqjLJ4B1@>WfI7vpPxiavBRyBDd>Gf;t~
z3NvqC(4$jHP{=yfA^hAvzBnYi*FM~D#S2_ow{?{u0)nGH%`@&-Ogi62ddV~>x9YF9
zO#-NXke&3~g+1gES?xQRH16c@XAMfsOR{@ZRu7A9Ao&Ix66g+u67H-^T*|iddp_Oj
zjhtR*WT%K~wMNa3vO5%%wi{x&+8`eKt4)kRI2f-z7S|56J%Y&8D`;)(e5H*7+7%?^
zLDqqAoQpn4E}&Le@`sr}`b|y)eqmD(S1?9W5DCA>dMkA?F*&&wVJ3<{%LaT{=~UmV
zh04ESACba>Pz<+l$YZ;!UE68Y46$E>QIQMLlKVN9qTvoE8Az?e1pa`R$^HYtY!XE#
zc-j#A450vgyqdHx&Q=9*^O~rI+urgL0w&>)o3CRK6K#fL5C&8+8)ihwSJ^r;1oXd2
zLm^lEfo!C8B1?Fo_ZCJqLSI8ZFl{6QLJ<g$;@8FM21=Z^Qw`4)ptb|XO8Z#K2hylp
z;1QU4UsB?Y2S|$qELiRLkW3;um>^=CR0~SARM%<py?gu*IU1!_=jZ55m^Fzy*OI8S
zA;QJAESttY>Z}TfWk_sccj0fW2gU5-om!<<-*qzt4A>yKWLVTW6}YpCI@fbYouNa^
zsB_9<EM3&uU?%zEVn#WNI$J_3Q&WT#X_Fvz8FenB&V@&vC!MY(PS~{U&RaDc;4(<L
z9egxIRZPfn(v-*`1q-5-gb8ZG6Cyw;7!CkFNLVlyuOwiTC$1dw@8n;XVRJ~}0Tn?;
zG-2L&&NAk-W0@Lgh(VeX4Gg(W1`TPM88~U<kcvDBmpI%JpCSYoc21M**pC@=5FdZ3
zR&Xp1tfZj+YX!B#a3Du1Pxr#ZBU?xi3$85lebDB{kUL;l97qY_51&9R!}Te2lw56K
z62c<d*-fkIcsxd->!>s`7LV%h3!2A$f#F6c9bIKF*Ql~GdDX_DD$47A8)2^keLjw5
zLstqGq5<Bp2ah`}xQ*pUiM~kjL`pL{dY}a|b<?A{qo%DYfrP);(^(GZYQ$%Jl(Lk&
zY2bwbf<S%0fpe7nqrZh=fW2R(o!-RjNt@i>l;V`6PCRa?#%O8M##Zb@MNW|l#q*m!
zoe|O6%aJ)<!+}GC4l_`=YM-BJSlx#8M^R5b(@k8F$&pESYqe|;yEtl6+b!(fjK!Cs
ze~Tl7h=);As@Djdq2IDxSTZesfCk)1y~H-(DmI0%&L;8-T2;|ivSD_*g*V-3EbiQi
z+~}jm;lEHsgL<NSh|7g+`2~^jJ6fD!M|0|7wJ&q%XD+00UDEA5zM9hZVRC8z0LKdA
z&RJ*zPEmKvi#|X7=|DYrQm~ySyBzxibXP|Lf3)Knwpu3DAbm*M0mGHlmRla4Ml8_{
zJRiY4B%IPM)7^cf8jCcX97Gq<X->Iajaj1~>3cN(HIZ4MBY9Y_d_bfRhdn~bs0d?B
z8|=;ACpdT_FQls4-VnNZJnf>7`xra{CD3cY8<1`c5IMzvhVgM@jEkC%LV2s}hVCt%
zErdfM6rxccDSf#?FEu#sM0wh7fMtF+bZ)$^KzBTG<hg^Q+f?89m)^i`n~TETc6wK3
zL~<>aD0hQi&@WkIhLUz}(*mzFRB{2>f*@u+%sh~tqt(V%^bMc&>3Y>2c6xoU)1z86
z-NBbm*rl4^Bq57Io7L*J(PpXt4AlG%v_F)mM$|?E8l$^t2#$mjs0VZb>uTvEQ!Xgj
zyg|%bRr>;JD3%ODiRX0eyRC4Ny!ZweZYWN!im;#)AJE6z@^Jv-ssZcUn+CMaG4#<K
zZjkITiC0ZJdnL{%{^<28uEUMaXkP?9>Y)1NXMSURb38;dL3hM1<E(wU{E*_vmC97x
zZJ5q97$iVhWrN)`IWP8L$<{J|#8yzW^-RW;TGBy9rW1u^HZ%5iK`jw(A*_n_33hhL
z07-l$e`A~M@^hRNMf(SGuUKV6DV$8VB7X>Nd89=St*5kla;rNs%VP-4h#pIw_Q%7i
zlM%(GON_4XI<zZCC*7*_Uj}7tQX#)KYQJ*HOq7m68syHdiB~3RNM$Z3w=g{vp)~x{
zK9@<4Plv=6KIG|(3`!Xr1J+x>^-80ze|Qsp9y}#r8f3VIfvEbcP1Izq*9nAx2y9PQ
z^s(nV4O{`+sZ_Z12lW>{LDXk9C6Yawdb~$tiU)HduxYIKXm<KN+NH@5U}JaTLZ}yZ
zc5!W|vb$63Wnd2*G`mNW3Z^T$&v-ImGxr`1!ieP_O-e~F-5!lyq&VKAF$_!5D%o@?
z_h_gBObdSHy_Vn2O56}#x_cs9y%sjC?4y2<sBBj;PW6E|R-1GXR{;8#aO!at&Ze<#
zv}iy>hV`Mh48=IVF!R8qO%>AseiAiQ0+3W7+n)ZZ8vVp+^K^`b@Mhl)Ix_yjXV$L>
zMs=M2)?aU+qX8HjuAVd152(B#&NiR~1_kpa4G>zQgkNl_pkjuK4DlCyI;n4n%zVm6
zX}oP&7I4!*w(mgXeF3+goV082>KY-zD@yj2$5jxM3_r?HUJp_AnQ|wR545vIUiNxa
z#)3K<$`KAiemG4p1D2uVxGKEx6n!`~ZbISB?gXBqd;$t$uE@9sX&uRm4kDy?D-<J*
zFU2!I0Wh=G5vw-b38#1L*uL8^xbFr&R(D?x-)8~<A5wK}h!Tj_Ca0Z~z(EBH??byH
zD$t1^+Er1NpKAg;i1@4l*jan!7??s42CKDL+ici*>Qr~nHF(kA!>4?ZGiu2ZQ4;1{
z!1JtbQ&l4DHv|ZbQywvNC9Nqcx=O249cfUCvmxU=W8xPj4hH|+X;l8TiWuGSmx*X%
z2KfcHDWsZ>F6)PvVNeUVSJ!aP<W{_z)z0UARQpn|S$*!FiG5*kMt>K>;x#N??m;sV
z)?aN3BQ$-mO%~WhV*kWLrZ{vh2(7riAvwsxtSZa<o+2fssE%TU%2l>lkXjXiSh-0e
z!?WtZKzh>zJEo+pRg5`xTiUjAshB5XdU8Ut7jhTumG?S%$S5*M+fA1)_Q=xPGtv`(
z<*5-#=rFz-(uzZ1DqI+rLy}uL`#8feONi)Ja_b#d0o(B|HkNwoseaLj(=TK^6d}|;
zy?R@UI6{3L4}0hwPKYAh%*Q4^F@&Pvj34PzUnv@~Qx;HzGxKE`N6!Zyji}lfDPAs_
zxz`o9ZIio^<%Sh1z}W3dhrv1i=*iOk4vQ*b1Edwwt`1YA4PDGQVgTt$LNkiB5DfJP
zI7+|p_bP-X0cr6LvO>Jn+zHJLs)Y_u*x?SfouyYvCKYM8+VD*Jt4-?ef--Snt|0Q!
z%Dcy+c2rYODhskW1pldUp4^OA07X>3?f*)wlT;+$0jPvJP|lB<wc_#)xUuh`mKysd
z+Q#l8?SM`pzp7xvinN+bP6d=N;i2?1L~4hYs@!_kOgE;gF{q5K=8`&BGn0H9OhfX8
znuIh0YZVofacg>`CoKP&;AavG-b`Y_hPV@FEt|$V7A({CyD21?$TZgj>?VA1B^Mi>
zD1)%Esb^!rskc`P`QaEanE*vc+Zb>%vWx*QX(JTQ;v9`oEDLd!G2k)=ym8UuL`d0K
z7SV3GV<feXC{u(h*QX<wzJ~}=hx!Rv*NEM=EM~lu;mjBFxeTC)TaibvPLY#c-Bc;V
zu+-^J3ZsFG1h*?`>7}J1g@A}9d?re+3v&U-6Er-DF6)KaY2)s-+nY)+hteJ*-yOaO
z^4<{L>;r~`<t|hvpY%>f)4>>?3c-{+Q4bp>#HC1E3h0DK0RS-wkc1ss>Q8_bj1sX|
z0XWw2yFF_uK*Y$vDGm<U9ntuZi*SMu4A&d3HpqegYLgs%ral^BerD7yBk<&*Z*r)A
zImNM#rhh|X;r<erNr2dpaH#y2LKuA^lPAGo<W8!@T1tBbjFeS%keja9PO(?%xrh0$
zAwHG$OF2!St`;VU)!O+n)w*p5%sLzy{?w03LJI38R~saOqC(o~O~NqwAP<Lxx*<9i
za^k~{l&C-S7{CFk8lv;n$as_PNa3q=2K9ClaFT%k42j@u8f);6CYBkLHoJqC;Hh0Z
zb}=}lR~;!1u>q3q$1<ii@cxnod00aee(x-vz~Kkm9^`cYPB^Ue0hZJUi20kx0Wch%
zH<-540pQqoMopASAU{8c1K{3RCePx`ncl9NVviI-;<`Dp+=gY5!Kg7jslPg9LfF-`
z9oG<lIs=?y8Njq7SSWiuVAa=>upO>Kvy%H)r7nunuyvQ!<GJ{oKOL8WTZT}a0R_S2
zTOLOvb{X@KO*}S8gyEs|SLa|^LS}i4MbEP2A{=gl1BL9cf7Y-^N`cz?FPC^%3jHD&
zo$R?1uy#h+zZnIzeTPF%2s@KUkZfi}rzVnswtI(Dsnj-)TtiBHP(Pu@;1z8F4&dZb
z--%?W_tO)Tw`Y)1giI22Xs||{D{KyHbV!my|G0?j7dN|${$j%;Wmwy6Y6%Z%A+HMj
zcU^9Rj>r6lSz%#*WT-}#;Bbk-VZ`Db_|WozM2QbeeE7Ws#5Z<Hbn{1tznT^iw;>Gi
znXb2m8^~LUwslbpgh0gZzi6{s#$(a&Haf2j>>z`~QAiItm`FcKCsg7ZN>9OP+Sg7a
z4Kwzvum^Yud{*P@?%Ten<nIA|@(B}DZ=n1$VNbiTpv-I0zJ{$p0Ap0s5;6YguZ^95
z$*et+3W^@jN`*|_0^c!^gy&J=KzKQYL&LMW6btl_YZ3;*%rcY6LIQsAh=9Hl^@b9N
z|FM9)pJj#SlMv6wl`M6BP~uZ@lH2(~GYC(@TxEk}q?<)0uxVZ((%r0N(o^guBDA|o
z8FiEaXAgB{1&-ZL(7O$6lOfp966`K1*iG>`585?oW<%JgM7t&0{oZI-)g&T?$nDkR
zNXIrLs-NAkFbvDcfV%Woo4`#N&{CP=^6ha<=r36UNfvuhh9ypj2$Ljba(mLA09^=f
zQYTI#3>+q^lc_>(c7;xt9LNIJs#P;(MQq~i37tZj{eBl`QFPzqXv8Z8esL^maxFTY
z&KiMeO22(A_R(y_N1!fHyRm9>o)S$1WR!EF+d&ZKPNWhh(5$iZjaq;5sUMXVY?T`Z
z7z6;@u=<dxDI8nfPQC2oPqdxoC_bZtstgnMXH2KjI24K%W4}MSMJ_IYE+NaA<O=Gk
zC=>WGRA$q}0v4v|$H+Fyy$O>o8jy;p(Q1+=L)A~HY?ari%zxxaL7eYK_<N8P>Qe3&
z?niaQk~ZLk(;Z|K%eGE^@peyOS6WQZqbMzk+Dwi=9$!>QR%;b;b1qcdT66=U@2m7Z
zBvlOQ2XrRol2Cw<p`URlpOoPojb-GY#0>xV8zhor5KY5rRD*7!C9R*|sGsB+7p<W6
z!c3h)go&~`NQ~~wjU(VPqDib0l2r&aCFQ8}FZfMg<yO)?xxyFdKMLO-3P}~mK}L_;
z!)-$4wI(j|iKvv%qR*5_&ELKDM|$QP*hy8D^dWkqVj=;+KmBbCGG@5i@KE}zP4aaV
z7ImQ`k*q=4XQ~T`ynnXe171^EKA5zaSkme}ArEiHo5RW2U_4R&SmN3mOa*^?HjlMy
zTg9rMZ<<dP)=2*nDW<TOkglx)1iM&oPH#h=-Qhx$WhW=BF4t-OVe8!{BTMIYNu68H
z;yk{so!%>b+tRoF-o7oMZWoPU{o4+*8ak<S1PRRJW`*JX#Vz(ClQ1p<XE>%R(kO*-
zhHAVBVB;8}H+IkrQXU#6BSXm>(N%I=r>hPy(+O!%ObvQP2b(FKzb_8%MkuL?Hmx{P
z`u>b|hvdP0Dy&IaMSXMtqxs`blKX!@PUev}jCK!-Mss+xPVe8`Tt3R+#jPt7K{del
zu%r)Rxt_a*LmNo)qPBTy#zvLgn-r8#ObjcW493zu3<U#Qb`(xX4UP_)%DH3C%9-Rb
zSb#+GD0}YZ^a^!X26w-ya>x(WJC<k%=j;bQ<qd`Vf|w|(*9y<1zzWDSFe@s-3y_pR
zPJ?aZx`9n&4LJ=NY#jZw=^qzkc5w#q&#sn~Zz(k(T7U36Wx<zJR|V}EMjh%EVGA)+
zgG-dTq$qQS%XxsNA&HN#7G|hRpjiUV?+r9b=p(h*xzwxVRI)#p-?{Fj=#Lwjo<)Ck
zDrmu;9Hr1v_)Kl25CyOwuM&!7-E69(L)GutFO-3SoCyz!!qj7?f#Md38df){fIDhO
zQ02A*XN>Q+WPWm3I1hM|&p~Lzb-LFShNcAN*_%*x3&0V~hu}2EB99rvqr<DI8`0fq
z3Kh|m^AVhxL&pVrfkZ&;LdZLodncAVCwiV6B}6aW#fb=-f9XWzw^<R{UTzVoacK6q
zFEj7<SGGcuUrNYl<jdWtOKOpzz=yp;jdG<*(5VOK5UNlhsg>RkI}gZ9AqqpFg%EB0
zkw)7>C!JZ{S0lX?UQl^L2%Rb5cxN_JFI|7oxiplL<Gu`=;~5%i>4m|hVf0s<6wJ{S
z4l8val4X_U_C$l4gFI}QK&R;qnk{jo1%>k7K~s@JCWEvoEvAGMoUg3myOd0d-3LT+
z*2?LgxDc`Bdgkf7w<$q1lwUIm;;**5xAuFtdf9quk_bU5P7)zxk4xgOi!F&W0S;LR
zHx5%IK^}u&$>ovFWF6$0^U1KC9la4wX-4+^ZU1(od0)@nU+)iB52F<=X$cLKJK}?}
zWx!|I13r?;IpRH*#l*{aPZ{rdDe)eNeCN{6Rjbc6-1AZZj_lG#TRWi84AK^LJ9zWZ
zREQki4;IYgY=o2Ow7Wi<^wKf3Vdscr7Us;&IaIU=(gl&Q0nZOf7lH^H=}J3s4Y9qr
z!llnqGr2=^@3FoJ;su!~NW8`Z5eJQY%|r<vj$AE6m_YB=7^QIj4d53+4&l}pB!>dd
zzeWs=fz+xh9y3RCIul8ir^Yonf`?PZM}LBSqca?X`M-y)!=~(wjy}Nm(MPpHaoFg9
zjLcmLtGLS|Hq(i}hQgrTYbUruBX<fWBQYA4P*JCH>`#$T#-oN&qhW0Ap#3X_ezkX8
zKOTlj@Ul61K)t`^84OiD9(z<c&O=MtN!^|@uW5U#xlch!{xIQPXqb8*ijvPWrko)^
zhQW~P4;0FK2tZ(E6}3pK*cW@%)QfW@Tr&Fo`k}=<i(RVKIfIwwTgo8eg0E#mcPWEQ
zLCxn42GNj^Bg68RLwHp3(cR7mZjcIwGL2-jP4v);wpfORt$b{BYFB=h>_d3AiVmaN
zt^C>otbBPsjp{<b9813V%fD(^nx^%SZaoG+@xk?PxQl5_4h5jU!`wAM_T^ZZ20+A2
zs{xQwkX-}Z^DC?MQU&Az^Gl!t>=Mwh6KZ+rRat1uL$8Lang+e};4S8^1hTJ4trAdm
zP_gOmiyP+)+`);M%F?LhACg~t?N0}A3n^$FW)vAzK>cYd0MXL<hQ^C<07@7@9dqoG
zb66q(o%u*oA`m)=Ga^houYAd|iSlJc%(YxDCO4n1PiX=69{1g7>yo)~Rz%?6=FW=1
z*fJ|(*|Q=flk;Rn*n#dcE27Mbcqv&C5c!vN2*xfEReyELn6Sta&o!ROT_4AhBv2&f
zY3R?vAjF$W5N?QH&FE})=Wpf~#hilSUb!9qU=+HSr7q>e&IOrsVuPOLrY*>AyU0T>
z3DF;exi2Bu{xJghXAzM(?K(*rsdcJ$Vlwv>1zSOxzod*&b&HOiWEPmJctwISqc245
zHBEzhZ`xn0)z?cbXH~ltzGpZxV=ZTe37XMnRpSF!{P5=P>a5MGJ@cO8tRPpP<Diu?
zVRp%R&#^0RFE`I1I0%+$6HI2nPVJeur0xk0Vrg?fp{E4L;M?)I3j<KkvIUz%a&n8#
z3{Ezy9BqE@_I;J}%sUzPBxm#4B**S>XKhI~?;e2AX5rDM@8V?ctlHT$BOB<0r&kh~
z34z}eo~?p}hebHkAz$1v3HfGFJ#3=9Az$t|CixtE^OxO3e=%2v?Bf2m{HGn0^3mBC
zB|c#j<FqSo9r-<NU3B2l+6H~YVP(8`N#ngSfAfTT4cV1^xiC0ThI-3T?{^IKj;`;}
zKL=GcQEa~B_a<6RYzm#B5rE0rHc9(Ss+|ot1_c%oC!tF0F3KIs{Op=+#}E@loW1`C
z70w<_Q5)%&%4(|*VRcNh_EfJiDt0Jy%pF-vlYT-*k1W<t#gtxQbl{3#*mu9sH9fa4
zOB>;Qozq95Bjl3H>Y82u=7uuXX`1nPN`;f~X*!&E16h_`UPNsp#5GlCa`9+^OXWT3
zN-F$_Wb<1G)gx6|q^>`l1pZ*)2J49a#I@UHh5~L8rY6v!uaYjRPQ1#4SCv48s=}oD
z)}uB&UE6cV9=gM!3qs%yuh7pzMx&@2>2&N|xy8j3Nl<Ttyn>2jCI+Zv5Y(=%pxQ+b
zjMJw;4>J=vWmVQ4SFL-gcQ46ORMnLj)%xSSSPpr;0hQ>@rA&5gD~8l5SwOF_3|zHi
zl6n4uxn!eJNZBwAf{dSgOIg2$!>X{UMGVz2cA)x3DES*G?M56dN+wj>8UolI)Sc*d
zP(J5Ng;uexq1kE}IA`Ls9R{=8me9{_5{Y)$ya!cqeQ7C>-0k)6=1XE&bXyXmqqx;l
zGMw`>FvKu7_X?S^(_j636lTt*^u0rOAaT3(B9MYfYz}L;yWX$V4f&ItzU&ry)^YN(
zi|epH`Zq|Cn2nHyhCu}!h?5|K-|mr0!(_L+H@(ipyK$lC05%D-bh@L7h0|@Gq;$cT
z&jo*o+c_NaExkH1wfHF=^3oyy{tmfRnSO_KC0Djd^p)#&W;z$QAPvrZtLQ(_ZR_Zm
z{O+Pa(p4w)9`jOl&IwBf1!Z8d{_2$JW&$yHvIf0w=hp2^eBk_!Y(!`!uyarH(IcG{
zR%7JaHF%UJ^2)9maB#daMQ&8&<iAB#Tv0@c9I@f_<`Tc49JOkr7q$YtbSJkIu^|Ut
zI_ASLOw*>=Nz)l2kmHJ@<D*j<^`V($yvHB8fegSzM?EHTcvS5=ev){jOBM7^Vnx7V
zvNQrhNj-Pu4tvOJ98u`YpP*p3Y9xsjNH-kc;iYbph)#TOc#0lMc6-C_VA^v<e{i>k
zy4-Rs3LBu|2<j@xPdMp0_(G`98-8_ziEt-fdTtrfQj48>j8Lx`@)2o~qVz$h?|pN7
zkfyzAu?m1BweR&IsAx(Vy2Ey|iZGI4%a-Hvv^eRPs|kG=t}a9sM4e`$NI=)8U?QSI
zX*ngNuB1lFVv8b-DS>3+Mv5BBpeRitrS%rENQzOoH={{mUhaL_u;bgdZD`5d=+neF
zyBLCbev_h6%tKKWgrl$AA!z|{Ns?SH?l45FBFJ(DnN$xL6os6zYNLgBUyc70SmIyn
zLf#k+j_Jl&ok}vm;g006xN#@fzATo~Q*mbgG~t7yZPj{M(?u@+kq=!UdoYJ*;@%&>
zdoOxZ)s-}Gydk7=W8i*uWzZ54^ezR^y>&FZlF}xlNxi;@SkmC@pyLiVMEq6IGkkRg
zis4cOyKwg~;!QW6qmprhpwk_q1Ma}CA9oe8P`dyNx~dv1mq}pfscD)6*9kUM>tu>E
zOHBhSn9{%@aY8YJgrO);mj<p<M>6?WN@~C|2R3Qgy$<}Lk0Rl{u&vbCyP{?jlWXir
zNU6G}m}Y3`V08<vrb9*w3RD`a?j#tHF&WxvquoZ;07?v21Py#&5OZ5$!zqPH$O81K
zCE3~aooIp}I0M@aeA!iwR7Ua@R1IAmEk9>~&8e}FOFvXE?Aj|A+ifZ=4R9hy7Q0RX
zOgd=YJs5PPp0VQ~Dk2%`t{6B7SowlDh~*_;T|v@SiSSw{C&IZRG+>PJU9<_{VzKS5
zO#IP`F-*YlPh?$4_mWx$8t(XgH21U9KF^c+X3)3>?6pHIH89m=#C6^RL+U2<p7;=B
z=Vmm34VHa0NVCe`InpB_I3Bn+?hwrbl_h-#qKk{roI;f<+Iw(R)E4euZ2a%DN01Y9
zA-xXThlZbkO<v{R&}}D#;p4}}->6`>-|bET{Q>7`H+n+;(5;6Z;cM>-8{cX$I%%K>
zwHz&55q2HCiQ1o(K-3q(bSOIsVw;+;$tRsxQr`a)<nNhkCgc)8{YrWn68IV3tt(DK
zAorjMDkPWahs72^ws%6pr{4gH_mfN!YOZ<MjMn=}I9A`^o$JZ{ot;Xxk|}n=-h<#l
zl;lEAr|eHpIW9@GqRRpy_tk;9*TKn22RR7drNtf-44@iQZYeF_mJ(xbo*g7RxL)oc
z8KGgba&*+J;OB$4N7R^4d~|MHzOeNh9BkNuH%VoACj&V2W&=Jr<1hL<7zW5xEB%PH
zLXKbM{Mtj}UXRX2P4#b+GRN%UTJE?Tcq3};&F}amw4)*+)IuB1jnsmC>V#hWWf)|y
zK0~lfk6BDHdHvNXlCtMlfwI-8J-Udg5QoiV7fJG7SxThDx?Mj&)LT_+k|~!mGMY>f
z1{$Vg<tBBm7>xnHks=yJx9M-f!Kgfpc6QW8JxVV{usn*XQ60o6CsTFsRyR#<h+w~m
zbRjTtaL1WwCm+n@#(FTp9tPdUrGrgijXlhf&QxHE-GaZUURv438DxW9O-`;{5y}JN
zcX}j^g;IdzmPY5=AM`9>MS5U~EtU^k%yKvnz%Vp3;}(jkxDsHL0OLERsHj|CnPQq_
z!+*XRDuz5^Zq4{Y;uavbH6~>7>EoyK!xkT6XNTF1DK09>sFI;`ka2-iQYfq#rUxL?
zfTu+u6ir(R1cL}-IWj$haGE*^L+R=WEYeSuj4H#C*c2L%{jP^tXHUf&<vvh2WL;hu
z4GN(hqNLbjB=ChOIKrhWpy}dd!~|zqXyb@dH?Wz6;}Hbn<nf>(wI0`j#_{y(%0;3C
z50A<kml*l^M697-6~#2@CiuEe6QW=gexcuGd~AScA9eu?<uH0P+F^G@ZA~VN06DJ7
zXOc7v4;a<fx1wMBefG0@VN6YX@aSVP0C*(y3DT+J;>AT(xf&o)#1}@qmQ0v_?rA@I
zU}$<A{nbWAAgjCb_bp5j*b{R89drySF9w~uWxFZTyu)5E(h7V*FE1A?EfyzS9Zj|P
zBd6(GWmT<dwdo5<Km8~dS5?T>5?@zcr9!;P?=|&15|qL$r0}4dyt6!{=Rore;WzgC
zIHw1_KxO!`4xthn>a_X66q~)2%C#xhYO6Ef?TWS35i>iHU`|RJPbQ9<0V8rYuvx4f
zHEMXvMLJo+9EGww=r1-r4x~bFnp10x%}#1CQFu}*&ghs&JT|pC?_O0coV9pN>8CB9
zpT?M*!$mWc2}}hs7{DuCw9-ZU-Y(h*2e4)O)8m?&Np8jRAfO@fksA#@yWO*BuTGf^
zHurHKxyMuVdAr0pQx#A}exXVLld$=VJDNnFk#mfEGvq1{$4-~x@5<6UUmb5C5i?;B
z4*^}w+II%y)U=@ofrRK`cpx910dNA)h9ib9d;y>td1JyLukb-$>M(FY%vlw<2i=E0
zNWTNQ()3;6_L1^*9eqUy_9@|_=L3&K!2V99Ldqs{(e=27GD8Z+_=8a(6L)}#0?#$<
zzHqzGc!JFYEe}n4b4R~_V!FI)fGmcmsq1Gq2^2DB!rcAv)d?Sx4>&;Cp%Fs!aNpn*
zCNhMyD%wH-8)S-$%9j}pkgF(by{d1iWWv=DQc5ZFeP=p=qlR(~a?_iV<CGwxo`Q5~
z;R&YhM!ux#VMq_6?f^tu`BptrM*^<X+@go6*94OO@f68ZtqW|ViGObYi+;!B;IWGq
z8<NZpx-TN<RxbhuChar~c`yc*va5IAOd?~r+VC*?t4#tU_nr`KScUHZPk~qpZh~X7
z4g>0kcwjViQdrMJrbnf_M4~as;kPdIl+;LF2Vn;n8I^R(0(t@M9tPeRKVcUGso3kU
zIbrP_4z@<)U{t6^I@1x(ouQ5c<?Zl0Brbu0TDuLyZjym@*c{T&Z@AuYwc%;>SDScu
z;a^=*phR|TQO+gwcGyic3<yPfHp+Z^HGYj)4U&yz^%X_7o?3=#Wkw7qCf^|IPVVI4
zzzxwCQbFZp+;8dx(Ae*j#6Wu1#W`+_G`>jPM-~O5Fp*D*qA){@qHRG$jlwi&TF`P+
zy<qiE+0M6JJ)aDe|FvP49*gXC{rulS4x;pC6`Mo!;S$w(8UiWG;SmdD&w?a`5%@Dd
zef1HY;|1O!NYL>|mIawA4O2rn10|7K&fg+g;fCuCR~zI&f3;}^O6@7vA8ZoV0f8t)
zd(sLr)}bK}RAiNGVIOw(8mlUb7Q<FMGa7SUpj!;rpfb86l{56~0EQOh<)IiH!o%H>
zZX0(9UR4&FU#14$yAF!_{*>BlRlvG+eBSxolx>6ekaZi?iQ+f^h2Co91m2i{s{2hH
zyrZ|C-1@v30cGXF=8h?rO}X53ybwx9-1<T9b-{{Z><$1^`?mJITC=ShMmYp8MoQri
zAhZb5D=0Xd!a<22#1~mI!=qE3L?&=WA$qCuCEs+YQ5~8qRHL(yS{wk0V~VDr24Bu>
z0_&J!b!VP2#Vlx^J$*Atwn_OU8RLkx9C1WcqIcfD*?3>0V95T#$)UK!I&_0Q1gqV_
zU_5fVSfzUvad6sh9k!dNC#UVb%YoDVB0e9tF5V*uSNWSfXp!~k#nI7GMdjDEqeIEr
zQtU7=8o7_19h|qzu;P+2pS|AX+G+&qR;3JRVtTmrvBzr5<3oRD%dunQiq5f%mXTeX
zfy&>HkRQEW*-mW|Brk2Sw`Cl$j3a*UIO3IGi*Q8enrZ?-J9q~5kXpM3M_Y$S;NQVp
z*nGn-qCxJfefQ;<e5FAyX_FF`JvogP)^Z3F4k#UzlPc&@D6i|!et#RpXP@J$p_eY)
zdvY=<*&zUZQIerY0Pf#Y7d1+6{I6<<lrH!sV#Y6YiVx>&!k`qg2b#+Fbb?Dd<%Owa
zdZ~Ks`w#M8LM610e+zd?Rb&bfm|_idFiQp~BqC4vF8VTYJHqG1VM;u8ihh=1qvtp?
zox%-??luU$`AoLS1A>$JyX%gC7Q^%)E>Dmf3MFZOgRF(T6jwgU4R9yPgFqGwvQ6N!
zp2MHg4$U>~CBjb-@1gh<;EX?2q$J!6ABFBMb9ksL#EnDB;t3MM&|7SE6Yy%Vq?{XU
z0&DPE%cg_aE%f-u@H`o%gH6u>Yzlj11hDlS02X`pC4fzts08vZJb(pr^K69Mg?LK<
zTLRec4Pe#T;@ev*dEc?z2hS4eV4E(Rc38r2xd}*6CMgwE;W?n|VFsu~5xAh<i1JUP
zLOU`>xi<0FRIpN}Utu$1<aRxPJ_RFT;k}#b4M)MK_x&YIu2Z(3P^yBqv{i-ONo;&m
z{pX}&56Z>+*v$wJQ~|6=VC{axrpE&pBDs~yg|W0&8BPPt9lF@VSFi`CipR9wPDgz3
z4Zty-Gj8`zz7E78?aHX)2bA2mF4`_di+ObeZ`=^C+9x=EPH2e^Z{M$sgdevmMen`I
zvPFSqouL1py)SKQBTL%-KEI-(J0{w`uNRfXX5O|V070AE7-)g*x$neWMIn_y*Fw^0
zF=l@Kee%?nB~BuplEfls$8?Vkr?xzKa(QxFcMQ1EfOY#R$SJwZaTEAX%A;MAB6{~R
zs$s||JNYipMvPjcu6SufD2l5Ro6`SBNrDUFQgg#3e!#hs|6<`>$TwsGVI;K08r5$)
z*8{hV>@pIGg|Tr0Z&Zkz9Qmm%SP$GtW>T^&H_n-pqYm1X%Zm*ExA^y050Mp;7GV>K
zI8hI^NCu`nNAiMlCE`rsYotr0oeZN$O(Y*jpN?wPq*DqNGmvC6!GIy;=wf}LO6CjA
zKvw2SIQv4_>gDDKm$%k@LDu9pntcRwhjNzejPB4{0e1)<r@BKqX|O`>&<t<_lT0a|
zFQnz?sFdkbb%)d)dL(y<tZ%fUM2kM;AE6^JpgEYsbr|&ZAAYIq#{Nt8j-)IW!AuaA
z=QIa9yXSESVp7eCKNDP2H(YX7Os!qgpP4C{DCLUswx~UMl*0ul0SNsNIh)AZpq|J{
z!dLhsY>bl}FZfr~GL1K!Flm<<weu2|D`mRS8^wWzxL+E~Pvm5d(Mp-FMD_q4gepOL
z!-;3VLLwPGo3aH>HX7PwUQ<eG8!00Vd{dmXidaE>19L}X02#wJ{)i|a&HkQmywAuu
zgKtEfLaEJ-Z@CCiVY^l0%HT%<uEZ>N!4ML}v9muUnaC1jZV2}AOspCFFs}BTtQp&>
z#MYEqj=&8iqM|XM=^dEorT@-&AX*>(=%Xe!>gwHUwHw5@7qt6vlqm38;Z5xPzcHRR
zaUsQyqC_sRcwA6R?40!8h<G|G??Q{;EVhLP9m6PwHPNbro{KE}Uex)}oDGUVk!x>y
zAomgVfIveobCerP$ApF_;7~-Z)X{CWH^99=o7~GN$C{70qmtl}DGR2)VR45<gxv<-
z>6i1UZDD){F{U8C$2F$w#b*q71A=Cl*Vh25u*jpr4BjLJvX+_sg7Lw*k=?-A>|d_U
z?{CZ^x7qtMVVu)eGg|!X1uT9<t<~bs3C|U>_=S`NetMYIkXZbiZYoACezo`?$>LAr
z{h5(fpwq~58@9NGLF}s~V=5oH$nti`em5p;619lu?jm7)h?$jCdqb%^&5->SegOe_
zbY+xPlO|l4^dDw5r@x3t<ibXIon!;UN}%B=$Oi5pVqtE{o<Wa%o&MdF9;Od9K^DsY
zpr2fa*S*1Q{0-EgfFeD8bPd7f)Sx?TQid{2CKz!9Ya(+Tne3Dj6t_S@>}3FdhnhN%
z`;;s~ckNRAh0Lf+EHw2ibHJ5Ma89sc6YqkF2;T~gU|Dk88#{kV(T-Wn7e<Gf+0i7>
z(2k_MVEj`2AdQYq5-|y-#lD{LP|c)hx=qCE@h%%yj2WmIes5#625KxKUQAi_f|w&1
z+@g>zwu@mgn?l5hFQ_V(?wp;Z>8uI+{n@Z)RO-V6GgGs@mfq3El{f8yzPV*(%A8zQ
z&BvcD14V$d+DLC>ffxc~W?)~Ddkaa>C(Wk7@4gKOv*gWZkTXCLKbJ3-v2xC^&#s`b
zo}KrF3xv3#U`PWKvEN?eO^(+YbS~1@XH-~IiwkS^k?Kkfx**B+{v@;@5nNDlrkhs8
zUPcs7MvEi)7#Ea90p&OdcvjobCkX&_ptJ%2VM)NcY}$4K7&Gm?w!P8bpSX&XuP`>2
zD$Z!zfAE`Tn<!A($B+_XUxZzBkLC*Z7v6~Wea?-K^Q7}Tj{@2mHy(AmCeJ!)Fn3n_
zhn*LYSZ%tdQ7gFQnY5PYi_FLh|KPi}7*+^}ZfPP2?U(I@mx|;ufm+-w>6#oQGnGBf
zOe6bCNn+qroO-nP=e{vTZm8zS<f`ZRfqFGS67)=EwRav_z<>pFMst+9KW#&CmiNzU
z@d2m5WM_Q;zjFH6ZDSdxm4JHdDX1sm3;a~E8#se{OONHRZEW~{jyfqf<hGW51Vi>9
z^rB&!Ido=5h;O3+#0Md!5MNFutPsTKrlC@ZPr%i4RLblnh4>WWdu)i0OvHZE%`;do
zvM2Z)T#Yes#J)PGFW73qBRE9^2ejGk-E_U>_yea^yFXy8kklhsFl-iWt(*0~WSq>t
zTM|wt7@sq5Zft?`-7RkOpH^qL`OR93&A;^RZn_@jrK3--JML!M3+K5?#gKg4m*V7C
zAMI3Qo86A}17JDM8$IVv$A|mQRu@0v*w5LIc(nL2&Uj<!xc3hL=;RWqQ?E^u>lG0r
za24%)CcJfqv9jL&18uyCb|tkQ5uiBn7FKj1C;CVKI7KZ`c@BNgeBcBL*vOCo!42Ui
z6uW^l60qc){z@7DaP%u>s2qE+FR;M?IS+0M46yfczkXi-pT8VXfaDSd0amZ$ceb|$
z>YR53JX0|M*QQi#-k}bCL^GU4H>66#MASjjblv^WzpY|d(&Nv!<+uMniQ2_kIUV@_
z=tz=`I7bBefBxD#qs}DA%|*%Ho@vMPpMOV#G3!W&8K7@T)Ml4jXCwawJxikQk4d7>
z|NMm&SyFI(FXR%J-kYT3F7;teo*L#Jh-B%cQ%br^qdFdM9-I|nm;#Knp0Gz%&T$t<
zV{ahIxMN1Uo7!bG#~k;mQ#7UaP<<>bphfi3q;$+-k}#MheP`sIxS58&W8ZJPogjsp
z?7;<zz3unT*&ytj57Bt3fl`TyB66yze`|;xRgPEV*4-u_hT_eXj!u1(Xw8DDKdR%I
zPA3|0fc>i_indw}`vU}ZCwA=Rwkf0POtZn+`cG7Dn}&jjwuz}87c4}@122;Do#t<T
zd27KX`R1T@dfm%<x7W8*NBG(@*x!x*Q7yIoAq(09({RYmStq8yTaq8)oUDyR)+ayi
zhz7BHd~%BY`}Y{tBS^r&cx0OB1X+CKy_k@vMB$g|_TnVP-O&-jrChbNoFekh;=nDZ
zlw0hTF<C0!m`HZrYB*hjlXK5eD-c|_Z=59ZsADeu!^vd#z8E={u-j*McH1bv2i$J%
zUB=#F>R(GHK0np$`eObyoNVhZ<k*8f#lBd0B~;^;N?RqntjTFO_5_^2G$Ghh#P`;8
zszpTa6#t@i?e7?Ag6!e<za;Kd{fw-p`e9N*S_>}=INX-Is1LrnKDc$ei@4=m_5&g)
zNe#_wX#SBx^USC)ZX!H|A|=i5ocoZ?q;Z(uZ(MA;Id|d(IgP`fkXaUHJk{MsWIHId
zr5RWWp(uUtCO}?iQiq=(ppxWo8sC1>p3GYqsDUx9P%Eit?0pJ@E?j2}9fhq)t@-0-
zs|-GQk9keJig)q0rzzk-3!);;7s{Ki`J7RwCc8P9Gep>?Z3r`5xG9ob?rw43aU8H$
zQO!%#GRah{C#5aT@qhpiYQq3$+jK*isI|`RlDCshKTiB|v_ind9Iimzd<SMk-D3=8
z_NAb!I0e})i`tj`dr~7mx2x<S_Qk>*ZM-YZcGlSgKDCF9V)kVd(f)e>X3)Ip)^R8u
zY|4o%)s9>}JMzvJ7qK0Mc&gft8q%RD1!q@n098%z%WN}7SX^t-AsyoOJ|#0Yk;~{h
zVCngWbI49)xFS_GbA!=LVcR7uV2D7DnQcJv9y2tx<yF&UF(R6o-flYIpN`S+CMm#%
zEqHesYkG6fRHg%f`>f4NWJ@e`Rui+P@(h4Mn(i&Swj4t+Xm@Wn4g~Qi;ac35U|%HN
z{yv{!f)|Ek>bjYv*(T*cL@Li57EDaU##4nLrXp5rrT}OdwIrTg6t(k2>)&P@u^wtF
zY#{2)7nnGJ6yZtw0nker5s`H}rrw^k1Y_>U)MSWyWtrJ>s5{C!W~F_StgOU|U)U_A
z?_@SqW{L``k8c(;;+#!UU*ZPNJnRAdV>6poc$=A6huyrIa)e=s7ZJx;qC+CoNqkUl
zI9Q<31!{P%p5dA7Yyo?7*UjNptWvScN5U$z&ivQK8ZY|pD5YHmaDBn72NBccDr1KA
zlC|*_gHkcqJ(+|6Dwx)bku8yL+>-n*>nGGO*~@$ym}y&)S*WHfsKGM{i3$KY(ts~C
zNqj*A1~TH)&tDQ?8N?H0(-(?o561%&UZj0sqR|#%7kxx$n~m_>L|)5p)I#y=AU_@9
zx7d2dh#NCKHcE0S{Xk)8Y};f;jU|G3KI^o~tb~$iFfbz!iZNih;+k;*j*<f8IqYl(
zrjnxY_dG)4!y4tDrMsT6+JmuSv;~X}O@G+*eIzc7F2h7z>Y9}d@Q8kR3G*5b?0oz=
zIlbc%_>;bhOo35!;)qL4OHsQN6QojkZCmQIEXch$k;DEJ;Tpl}5Z=kYTH;SLqx(1i
zH^A^onq1odjL4JjenzG!w~<(QfcC_uCmApnIPKX0g}~eEgu&o-ulqU@#JH7d0$@7$
zOiW^+JDKazwyNuyO(54Rc_A~v+w`U~^Y2W@H2fM95s{(^uMD|lQHR+`sNq*vVFzu{
zOt&m7!VensGUVl%w=zKocz?YvdV$;;!Aw62yx&T{k*qe2*0L8iVmL|Og!>l_Rixn%
zXiXC*ZZ0rM&=A}(W+pxhFeW;L<oYdSKAFH|Q8t;Kc_jHMtX>FXW+BFGJWzraFc@KG
z{v9+2o$u(5o|r=hRw&58c_9iJNkY*Z4bWPRIB7WyZCbkFKM|WRioLlYasw%t9-R;r
zb)#QgQO@$lb~#rYG?itemNNnq3T*C{X?))kB#DZdpA*JsoYD^YgSnj(zcaWMNzscC
z>Ne8Hrok05x=i=_TzK@q38z9+HIq=D20^K5Uo4dtznz0-z4>np!X>qD_LV;(+alr2
zQ)GM7euc0>W<ZdT=qSk{w@tn83HNNOvE(pYC_3z^2?h0%+uwBAA0!iwQU`?cpP%|Z
zqrZARybbF{lG%4n+UKopX%dvM&-Z4uE@q?eeT1~rGwL0javbJpv#Blp{w-4gZijj?
z`3oe2%Z(HtmY^!We+*$Qf)B$RS}I7~Fb}XN+vawUeaCsCgX3Bs&cu;=yB{KMx<bS#
z<IrYPxg)*;&8Ey*ax2hDI!*0rmFY>Xx?kHnIXbDmzvu)QCHnQSdj1iCgwo%CAwYOW
zFo{LuwaRpvRi?vl?S8%2aO3xP+d?*BP8MW%pjclftamf%q`T+T1anwSdm5bbs4?O7
z7?UH>LH%3U$9&z9=l^zrbW!}bMBu^k$$8@D6NCV*pH&o2z`_6zh?w5VUeybl{|~pt
zC|ZC7BLuYLY)6w3K{kCGhWvj_`6rOxy=pzFKcv3f^mo%X1E@ukq5y~_E@efX>b7@`
zREijUz+2r_bF-f^(w;b$yB{K{mst>kBwLgPA?;bt_G7A@f1};+V2h=j=NN*mH%X4w
z@M3()A2Y>bFjE*zJ5mR$A-hN|ht&%%^W7~HU=|XL1tF;cW(_buQh=G1MH(9zA=F31
z*<2yNHOC;cZ+8ZB8iQ$h0ZrrzZ0hQq!eFb<sgrm*Iw3dLBk*ebJJqxRnoaO9)i7pY
zj0rPX=7A*P<CLCpv4qKg<EfOGX#W~5>P;pTaEK!hKsbyA`~fCQgiiy1ipN8mvg^Bw
zZB`qBefGq*N5e;H<S4(pT|2Y8_-os4!HLaQ=mzt;)jw_6Z!YcqMEU@%x$E(DGVK$k
z^7izB^t41oYa;si@1ztau|Oj}n#-VLWEM6naBEYC7^m;HTgV+GjMdH(f+|}RmJ5d!
z_MP;E8FwvC2$`1jao?^{o0(|G7Gr>C#zSU=3kCrv3o~Pj!g$lSiao@>Sa>7as13Uy
z&TSOCKZP?8LPI2tKWU0BPUTzsdwcc0ljHN+$x*$w|404g;NWck+`%@NZ=$yP>e=e|
z?REj%eNXV01%aowyV~xLWV@RznEK~#qc^|^XEPb6P9~xepzgUQ&$m2@V)2x);iqXo
zlvQMsJ59<Ea(qH05-~bqPR%7{U?2uhOOqja`881rQ-kKuV}kV@wgI!{qCMMN%#JO$
znVXv>XJ4JO4Hy|_+Og^T#aAqBx0nedtCrNVlhlP^M>$(|f(OL45qn{7Y1!R3ws?ju
zW2<46#YuhUOz|hpVAJiL)M`d99i9A9+^7@oqE_8%T6N-f7cuJu4~!oqCZN=;Q?u@|
z%sMVAzw8_xR=KRTOLfM%&)1AQLpM<Xs(w`V9RPVv?OHF>K9mO@^haZp2);9fB}Yl$
zl*f(V;D0`bZhNiq05;zsyKESlgNP1i7bn9_j6OqL_T~zyn*nZsyWGH}1nx@j1Nbe9
zFT+y&r~fY+sY`DYBNPCM|2RB5->-QuN<S*TrI@t<JR2b(wc7sP`F^#&dw5<y{`|>_
z3pO2#%pGgY?WTiNZ)0CA*@kgg9_iSiG+FLsp~v{%@V46=^Z?l-fj=_%D0_AY<G&NW
zrgi3rsPsO^b*(lP5MVPm&95+)61janWN&txozUAX(@#-#)$%Cj!HOOzf46}=&t{yX
zebdG`OWJa?zK>iO6U0w@U?rD_(RJjB;Gvi8@8BQ2=McUbO|D;mvxe>n8B4RzN&^rb
z^p-#pL-c8#0F@26(;%d#(s(9?2F#}o5OTo3CVkkiyiOe%JhexU$5#T=q*pfgc(L`G
z-Vq}))?ed?NzKn%L;$)|Hw@`}ab5K3I0neDkH4QN^qXIK<L%-AY?=d*tF54SG(Ea;
zc~b3RHZJ@TG?0;TOBH<hmNyjKpc58--W3W0!Y+oKqt{nX(<A5TpQV3AQJM7c;c!*x
zL6pw%itdiHi9P1Gigx9Qs8*tiCnSGh9J=k+(S7{s_bJnT?)&nz+6KY{?=xU8g@>4Z
zMNe@29QUEk9dL5s?ZC2FmwZw5w~2MeI|YrRUnVad{VlpTqwskT#WeIDhG}izPQET!
z&$f|<9_Y@H+qLLUToy+(kDIeMLpa9(dFKjtFgJr-uH0*92yo_e3AWs#e6D4t!_FWJ
z88zq#$K;MA2LuV%12cGDpN|D{Is)qAeboC}P4DZT4KLt-RfR?;>VIiM?bGV<HNp2k
zu?N<j0L?RP1e+!EqbyDsyr@@8^}}Ev-tULa0oODAOV-E)KUnM$NwzJ@9ubnLx#(o?
z%<Tg^TEG^&n<L{cf=xZ@3w!}DDl$%nqhK_)G@KBNbP{0w?0o0^tT-MFhOAHCLd}uY
zG)L@vUBD7Ku=Bi>eW*yVBEgS@1e0hZ<S%xJYqja3odLm^Ni6uuTyd}qsPT^d3Bm=!
zYOeO!?d_{26tETo;_VWw3v_CHeL)ZkQZgBSmRcj!I|OhLP{0NNKCJHqz|bgpmgdTt
z=)E_Df*K%`7Tq658MKvwev89^*SB8IVS6xorMsUPAddUL>6n#03+lmM&%T|Dfq?Cs
zZ^_QU)<4v)-*0iwx9iLxlPseY{F2lcKXvSW&It$0tp>MqO-=}~mrsv44nEE?7fw@<
zFR~VfjluZB0p&`sQ4@0YOh~r5MQlb*3e|G((bfB$dSjLCPp3nDS}YPa8Z@3%=pD|r
z1ykx}N1MT|Cy-tE=V;2_#lAYHD%fh%NS^e?Cwy}h|25&!C^m}!j$!+mUT-(O!8e5F
z5Rfxb%>JPF{}7=y0aX+^crT876ghoq!fwE3y%%TudvB}zRgXXq&wqUp1|x(}&yg80
zj)IU;(<X}b(hCsLUr{?d${dJ`>!_&iVmz!P28~!U;-qDSF@5jF$Dq^l@CyXl@Qdh~
z=~c-N(t5lIqM7tKKyT3#D9jh8X$}5H6yr59>i_aKOvsyFC#hRQVlX|4Oyaadzo}QE
z!g%CG^v4KAc9A*J>11ydKgwiA(9Q60GRqNZJvm1GI;cY>?DW~M@Hf**XBZB?<M$;W
z)$OMN(kO26XZ{;}%C={rDZUZQa=*A9cSdcDSjPJW2-W*^&#D=uoJ7(ou<rBQ-?b46
z<X@y)K%=LO8NqLB2h|uaR<>uz+GOk9+%y3V6i&4L-qI-oefPTt*rVMxUq19+L}$nx
zC&LLTc~TC2PYjAffeoy-hZ8s8w2REPS+^u_3PwAT8Nz~2=7eB3a5secduMyjePMQc
z`(oi;X4n*VYuXAr@^9~O;uIs8s!#`w?*r8H(v~=w!V_1jLA-hf@trMpH;a8=ID-6)
zFgd4CszRxc1f`P7GDZ3ARz06WlSy_itU1>@+Qe?n4eVC#Vr=3sWc8Bu*c>1kk^XRa
z0;9AM;%|evNvYRIJEC~d5-dBDyf`w}ok`Xs;}BM1I`fM1*oI-J^?DGt(2o4ddtoes
zy+8Ng`{<BQ)~T_zQ@eCXos;ln!etLnU_SPM<ro7rdy`)GZLigWeS1<h7ABSs+yB9T
zFukXZEY7rb^x;XpdU&vZTt7SfpZ#o@;bQRC9E(U`sK6te+isGuC2YGOIEB^1%h*>-
zCf^)Pa&Qo*bl%S)#2lr^V-9!>$TMvcXUD$K;mIrf5&5$wzZl~lqVWyX0hXi#@woX@
z3jqh@(ZV@0)6TewSJ;l7P`imWE2>hy$IK>lw`OM$OYHvqTkR5(EuMkl*y_`(+wADa
zlM8V6OpZN&>=fe`^D*jhWm|2Rfuz|*YSONrNy~S)h&5|>%QP_noT5EHpVAo8)Kno{
zaoA}$!g{+~hmzv*(=N7|VY}Q)F*lgXzFM+bs#MLA!lq=9#x*vC>Y8TW2ZskID9yrX
zkuEaTsQ!iqF-5gRv?vT3SElaAGvqV9I8D1PQz(<nfr@8EUUqw?+6?HH`L(%(EL8)H
zy`d(a;kGF`BHd<Q?u<4CWhe$=4LUc$EsX|<ZSHv*eX{*axF8xZf;hN4-v4|%2w;m0
z(9AjB%_y@_lBOfjbdf@|EN_?j%Vft-FzVer2D^>57(a0-w2TG~6{6&F@$+X#$qSgq
z^&!o`#t08Pi*YZ3@iiLs*?V?LHqB<MA&^I4VqvxLKK9k3lut^_3_d~OE{N>`W&#^p
z#ATM~zBg_|I-7uAK$yU&-57U*fmi*@RF0+*3-Y`SDG5s_>Fpz=MnS6D?isE_x$mHB
zirr{#b<m9;V`3V)CFbdPVDv7SJmu4K7K=fc_e5@Wz0nys?KsWbbL;X~pvj+o8y6#s
zOoJSQ7G1Z8*TD#CI?6F`b%M*RQ|B&fuD!jhu<<P%#ErDQu+^eKF0}LzJn-$7Ux@9F
zQ~WqN=T;caf7gLrA=b<9nn`})7*tBG<K{MLCL;c^KSns4j=dP;AxZXUNN4oKe0_}h
znQ~Vetpkv+`WJeghOGb*+~~I$68~cj(R8xD-jy)u=yDJOc_Fbz(e$`_-vk*=F>&tP
z;wSZ+K{UANJ?eUYC6kMG+JKZe_9&2!V(8wBuP^Cvr=eqjJjZ}AQKEqKP*d(*3%W=E
zz-t&I4F$-?7)+K#$R(<1y{~VNP02R}-lNMs5)g=w({EpN|I3WMRa9I-)Fui9hu{vu
z-QC^Y-7UBTcZc8(0fM``yIXMgMuRr)emlR-oq3owFTGaneQMWNr+U??+8XfOYiK+t
zcgX=Lil$n~RRAMo5)uZ`dP8&-$l}cIKXF{CbYbu2ofI|<X?mC5r5+|w5Ln89Cn1`n
z@#{~Q0+FVP7fNvN=e0=}G1yKJFCbo#@QUGQag|a3f~oxx4(7tG?zekM3cE8!m4oKu
z7T0Wy#t2e{wD|->?cYMaUc}vAA=Ob}^X0VuX|9|MRELyBEgL9{BvqFDLav=ds!S}E
zLdM$aQUbeJKwS=t@qLUMf}*6BWl{x|S|V@RtXC41n$}Pm@|0C94-#1mwTv3&oCX4O
zx9wS#50OleT4JBUgZU2?!Qt;I^FSXYxS5(~*(D7&<D)gqqt<twB$@^Un+U0R{$zP;
zKV?GUnVQO<Wv5n;aH$6?n4JDRJ=(-D6?WmD#h&>VchQunl}JnNqjJA}s$kVsc`IO3
zNR^K?Lb4a7$)~upvY+jvgc$^L<^LgzQ?$7Z_<l6$VElJ#a4Tdeq{ap*<xtof2?J`J
z14h;*k9zl`;q@a;rS@||AP4*J$IeP85vwD&L>@V479asJP}%u1Srmb*p!w$VSnQZv
z#(mL+&|s6J8V{oFT#}%MaEmA42RRw$kt#<CgJYKI*53mWrxP?MkUD5w7ihcM8Y47!
z8UC!S5Ku?BP6g2-{iZL@QE|y*hoKcrRl6_y2Sz=3=RaU&tT!SCfz}g=tL~JedY~|(
zL_1812khLzN1dzK4=L628KD`^@xJ1k(xXjUFeRZjU5<T%z)GSJBi8!>sZ?fKgcLPf
zc-14WTaivRSAN%bHDo*bgup58kM|uMj_2`l01s?UtpdKY>en2VuX8cZcV|ygC3pEA
z82-q7i{b}6K=e|T-N}hgIQFoXzJS(q1aq{Ab<qW^RyqL36Sk6vC1>$6y6XCXozFGQ
zIs=0hQF?bu+Dpa~h4hVtjzP(NP<EB?_G<JxHo~P^jy>|~Icm5_X=KVP_WTX8k{(Bk
zs&KX=3j*ecc;u1Sa{BZJeL_O$2d#sud@KV;%i`*Qaz)nFcoym|yA#wPa{m3;bm`90
zs_5#oC3_3G%(Pd02JJLT8lIjOPT$psRugO0%3MG(%Tpk*dZh35{d_t+ExCgG>FRYO
z{<|s`U#HY7K*Dhr5$4jb7S)}1(0?`%`>yBUoU!a4i7mj!NzdbwyUm@hbb(fgRws)(
zcvAfJ00~>Tg%$#yfg1fE9#u2B*y^&$ixW~kY)v*zQJe{UG*`~t-PgRaU*zMt(e)e~
zgv>4~iPc*|4~hi?4fG5KvDIy2Lj`)Y^aHDCc$XFR#f9I?6i;H-jSEZPV&28H9U~>!
ze9(sHnG1fRp3lWjB76-EqT0MNhBfoDm5Wdlq%xCBIC#s<D8D&Ks9t*r^y_bksTM(B
zkpFovIq}_}sC*A7I<@w@?}N?kYVD!+_vS9d*sm0)%8_4qdP)ncQ4;HQ=)TB>{F+o4
zW@|cnm?i}%D_-(52on?(Mumw4<B+)W-&xF_tfFE_!nFi=|BMXI-lZ%PTcwi_9#`TT
zS18q9PuXsob|BXP)lQVs=&eHut?M(G#BQ~ieVL9Q`Pk+00t$_aXZr8<SZ>TG?b2^v
zMviTy(T%zYvA%ZUL&`Cej_`YKo^-|Ku*1KM<0E^o9Ja3Xqo5ZZyA|THc<$7px+ZD$
zAE%kGBYfQ+aXA*SN<iG|z;zGaIEc#wf2V(WJLZyBN7(i(4FNoIT4+IO&rqHzhp4dW
zg-f34KmJTNlrUOnE>v`mMLU|dpJ1USTuG;>NXCuvALnTOdTR)j0>yg{*aWG8j_;Dg
zRdq8sSlOP^Ji6kzKbydt+-Piz>E-X41?=8p#|7kD-x$ou>CQsZB()B6to(vZE>=&E
z!RNSNH~GY?f`j!ZP%?S&g17vB`bk0JsR<T#*J%IIV@4kb&Ul6z2-&T9Z2suQC3}QN
zc*zF46`Vqv>?%cpvrs!)Wwa<g`dZ3<uEP5B$)UcJpCjNqmcf8wZdU5u6@$rvTFzM9
zbNsbP@MvLNG%w?%vFr`e3OhN-i5>$w!R9QPqD63g4SEE+;mp3q9%sLDzaS3bE0o6Q
z-;gcL#2YMN<&u*~-0}rXWr&5m3)OB>oZRdXj?vFS^6BG2ZpL7iAq}|3w<V_xU5eai
zqSLlju}qz}11h@BKiY#b;w5p>C>WSKcvBS1`g>B-6q=)968Ne^^kJ18dj+Uzk?6Gf
z_wHKa->_rb%$<bz;-xQ6UE<qdM-q4$CGaL~hbXZ7XS|ya>}=iiQPk*?Xersl#!<PF
z%}(3O_E}A^{-)p{@G;Oa8GXZc(`VP9uMC(7Z7hkhuE4=}A}RaPN!Nhmao^4dLJ5Mc
zGWyp-xo(7_Q(0|TlT9P$@(1|ncY}yHcvYo;-3iy6B5?tsI620#6Bav=#IO@C0Ae}U
z%qpkIKVZ(|m=kdA=E&Zh8jMWJ<|a|Ddk}VNS3kbFj*5)pe}!mjl2|w_0}K?+^d8`I
zd4$QuDFocWrx7sRU^3zw6|)Sk$?Dr-1B~{Qe4;6q+BW^5Eh`XR|CTWG0q9a_e-#c@
zaWFpGo$k2|?{SIaO6VSt>WKMv=KQExrT-J!Er{7}j$x#lDku4U)Vv-j>SnO$W+KWe
zgQbVPS9scC<@K>ZKQnVORI2rtv<w+;0pnNY8EZgLPY0vQim6Bn6S_|>^>nX~xk4i9
z(zInsatC84(V|<vi82qlh1Yk+4EwBh#$b-38o4}`G@Xu0^Kzqg(55x>1_a~X<tslU
z6_<wcD^<ac?XX%Lo~%bv9J3faA%LG)a#L9ucCt7`SHx0V`7UZ9EBv#AF&@|fyFBaS
zWB}}-DwStHbzbxPoG4rQlxRBG2_P5>!FGihMx#=mJn685-N`gg2Z?9pr@NU2n92be
z+*gpCZ!mvt>De{z-SH0GWVM*|t195g`5ZKO6TRp_u1k3dgQ^2a8nB-ZWRf01hEv95
zYe{H~K*nwHCk&xix{j;7wv)%m{5ODBJ>-jyP$-M`&Gcw?6*~#^;k_*e<?RNNP>Cgj
zIr93_4Dw~0R&Tel#sVnD^jMRXe%1ZrDb0zCAXv*H3VD+q-gsO{5R5pJiS|LXSUp@d
z+|enGRfQuea&jAwv+{iAA~<S+TJ}*C$OkN$vz2kGH8=|2_RCJis)WOJ89geyrhn(#
zc}aP4QHm5}yAvoeLm@M?!ldt?5$|+(W^4;%Xd7XVD=y?(fe5Voo3_3EftfB(9=*8B
zPg9*%@m(gXaQHZrE~s%1qRjJkM4ao@dbD7FHpMVF-z}0@1LQ`YjA0QDZ^gN|lKq|@
zW(-K!pFiFX)#xPtqz978D`3P`Z`-8i%%Wt`W~!_2WWBm%xme7pYL$(-%cGZ*M+Xtn
zy2Bj#_piddnQhzkxB+oNRyu?!QpdIKa@d2Ns~vJhOT^B8C`#kM(ITKUMHbAoInu?H
ze(rhCgpKK=O3T#TPODMrccN{~Qma+j(UQdCtCD0W&5ymTr1X_5ngu5r=j;YWY_{qO
zFY@yA^FUUtf(^wo8AnRB3YpIjEq7sti-K#sEKfNFZ$-vdmuW=ZOc^F^#9*ju%J=6*
zT;jy{L*4mm>i1ZRq2CmO0%z7|F6nof?pCtF-HSz9$^N9RT;Zk_GQF?)6a+Lix9L!1
z^fQU63|c9Ix6+VSRAR)N?gKr#>#!0h*6JMvcLA?{qQtVpNDjbza~1D#)1AFo9w?=m
zqFfWA)mJ*%+@qsO^JU$j@5}HQN?mJ<BMrPEzOMIz9u65M{_aZ-u?ef!6vr{==Wx!H
z$elMw5+__d!oM=I^^aKayT2RdkkRSYP<H>m>-T7?6B&u41RVUu;-ie3cOhw#PBCo2
zY4bFryk1~Cu}o+MzNgvGs|i3kyC+D!Y=M_pYFTr>pMGCBYFR0{d@?apWwO?9q7k2G
zf0SG}$+h718@Xn7$l2+NKxp+s9k|hn@&2<H<E=T;o>kx6x*3EDxPOx3zRQ_djMy9b
zn*2+KS32hr-W;D~d?OBBHgS$>IqsN#y0aC1h<qcn0vum&T9ebb`^NuqxPcBZ?8z-9
z`n*`}p#-g4pCg_~B8#?~1%bRk@TOIEbm9>#iKC(2RZJa+J4D(j-c=u+4ayES_}Bz1
z+~CsYHDu>yX=Fam0oG^*_wcet3|oR*uz-sRk^YTF7rgJdGH$H<L`X>GE0`I4jdN-6
z??|$Sza`ilX3}gwDM1Fm<Y({!1l-X|vVyoV1~#{<t%x>tS23MZ-NMs|MTT&d7G6tQ
zcV#JazfUk(=#22{QuPtRIg{gd9@3=j!Z_*DuQPMY7rW=r(-(7s+SeGL{`3J)0#_aV
zZciU+z*$@IgAZOvH*pIOaduE)`m7v{95qVl+%huL%hGH)ax>10Fh8&9ZnFum-^r5V
zyg|IA$KZWWVtuJ?-5hSsLq62Yvk}sZkRoKHlpIIT;^HlkeBnfhSgM}RsEN2ukUoB~
z5eG}v%X(P^*$D+>u=U66ca!w5)AhY;-%!t8E8-$}NyWiw@ST3O_)NBS)_IIh%Z*e`
zYH2g#hMY#+b;;SRM;T_1;4Mag9<-kJw!pEqS$0M5vtgDFK5CZ|hvYkI=O%S8PTHt~
zaS^9xaxt4Cp`+^%rW2#Ii<zYJZ26Xzl+B=waiiEbNzOJ|?RdX4Lc2vyS9SNrpk_*F
zdBXW9X3e|S==QJ5fCOWLRdCe*aYz+LxPGK?)Dnod{OhIf3Q2e%8|nnp;qUw~hSAWs
zH?Rd#mt3QQG<dpuXS&>oFxx7YO7(Hep6rC7fFqN(Rr5z<b)tvNd*j94rev9?l$#d(
zd`Q?E)G>JS0Ok>bAj#Q#$=x3ZP&ll!CtIGeinZ6VhX{cO*!wE#GJZ=vU7~XLm%GGm
zh~+iA)6LaRrDnY?=t$vf%}dvTKe1eWLeBC+-hrHw=Y}ht7aW6HS49ap+m~M@%i8<t
z42(y<z0v7K4SB_8RX^NiRAqQ%ru@)v3NQ3tqySjg(rvg8N;xk>(OsfGcnjG?D*4-V
z^1;IxDEmKN0SN%M*nBpe#K)Z7BO0quSV&!pmknDH(7(+2g0u6do;;sMN4a1jVkPH*
zk>-QUGKG+a;OK}f<SS1@Z>Zh<8&4OGU4u22DJTkjB!aAG5isFsFp$}Vo+FEj<ejT0
z_b=EY`x~Zz19!hB8)zfLe4%>K-f-vJjB`_Q&!<^OS=LGu2l9O5L&1Xi(y6pBdF8>@
z1kGpO^7R$&*_e~o1daaWK@#x&m5)V~?if+5mIyK2v8$H-<Pd2;Pj_U|X!bnlx3b8$
zAvg}@c32T7-qS70tqPd@kR!C#pF*Y%-AJ`QA$sxY?2l-Y@`$3;VKvyEE9bjz%r^R7
ztDOL2xGWLXKe9U3M4T-v=Vwqf#0vZ9znIc!M9ESkiH?sK-f$af-i^gO_hKDhO-Mzo
zupOryZ^J)gTfamK>){%4+(FpgTcNmyuh?(Gh?cH|QR6<23{F?CoRLy6CQVIo8N$iJ
z_Y%ehUr@IPJr;;-XqkZgfSp3YA39&KyZ_47LQaYER&l_7PB8|uobMAo^EQ<}D%y5h
zu5tYR?0jCI`IPrP^?!gjoNb452nS#e?V`~5piW3}nC!+&u7(R1FQ7ty@jXxAg+-kx
zY+2;bd5WGUGz>uWieMUoq<mv&2;`=k%2xiC-Q!(&`}HVxn}_WyRHmiN27pp@F$5wF
zo}Xd0d|(20tvIQOkDb*L$H}}F9dVtE*<hk_*<Da#8KEsM9Z4P!S9JAjk_~F32z^HC
zYKpqIg3jyD7!7{pM;5+bkGoPSPAz7frnyRJRgQ>@HN;*uL8~8_(8hLM^G24+$)2h1
zt#b}PU72GbigJx0uMrIHf<@5h8@5BHdt%S>1~m~ZF+E_SarJp$485J{wWg$okcZm4
z;dvP@-S%7Ng1#;j-SxD_5+m_<klPLHvF+vN*coO689OxC8vgQ<5JGVpR`rDqmE(&I
zMe=Oh_cqpIw^hG|Ld#NQaCAFJBMPg!xPC#8#39XRft>t~tncF{;Cs6PrOnYn{aXK6
z39>(fLpQ$_0JGgi>yRAQf(u5GmX84%cri@@_})h$d0P}-?BpLoKPcKmPh@v?f*wb4
z^l?&Eeir6!1(EkMSK!rJJGfvpiaaoi^<cWlRgGB9(g><uW!sW?S1$cH_{u)JL&UF<
zP_SswCW>a1jM|#F7V3=CV}DmuJI;9uc~x4|rSi(VOv^4CczkF86D#7#<A;VAkYxAc
zBw+{F+Ux}|g1Ha^Xf}C1>(kCxL1)52K7iy5MuM!XXC4C*7#RhUjN{+`Il~_sjR*PV
z=v%)*Qy~e{)im_61$RNj%gB?R80~@wi#FH(!a;+GSk&7~VKK#NosWo?p^R-`FrS+e
zjQW0RaN(H2Y_**ENjS1c2EWY6Pe0lN5a6lnYB#`=Ckn#U-Cfv&!b+V`*&v9<eW94_
z7)$_@G&i58XBMn{CLw_xieIUxq?5Wp;Q5B4R35MQQeW@jf2(ApR)1eR{F^ab@Sq`+
z*t6BZol`$&`9Tary|S5gt?KFX556c|yyA&eG=;-{ht6f+E2vCJwzNKty%uml0WC{X
zNQlBZ8XXH64mv&Q*!NAS16>5Bq{H8p<2W{G1=_H3;cQ044{MkLuDAY|J9Z+3g?@Qm
zWwwhoS6Me~jQT5*OVC)3sS$k_8m9-=cH)*`a~xbf&K<8I(n~Akrsv<B{Ou0gEW90+
ztKG-ewz+NpfP|}W6G+t*o;xf*Vor*_Yh8$ImcQfmcmRLrmKidcLh-qAH#Qs_%(ES2
z;}2B{h#haL2W7Hf!d(zH4Js~V#!l#@#TxV#JSZH{PcuGYAolVYTuIo`=Y(Xgk>wc5
zIUj@$+Inz>ue5BrHVX~%+qmaB7i>(EsA<UwCPtQsGfJ{Ssv;Q?z^?}e%+3ckqY(=*
z6MuuA_2_;7HJKkT>NvN=oYh_1=RG_38wJn#YQJ}2EpD^ailmQ=pG27JC8*yP+Jp@9
zEu3ih91UF$+-l#jstbt*WmWW&m9-F*c*Hv`WakCX!Tlhf3VaoNjx3%udcx<tx;y5F
zG<>V;#>)QL69lp5Z4A5R0VTN12x3=+XxHsD%dsllmZt*BKrk?8_>VDBukywCj(};-
zv18+H9Ju?T$+z3S7#CXP5uPa|lhIhmdkeik>DcZQwQYN$m|E$|3F-p~k*#UNO2>Zi
z{^`jX#NVsAg|Z=`OdJkGkk_4ddP5>`<KCw<Izu9e-YoJup`j?1e&;)h&$74S<B5FH
zA~585hu{)UM=FTIiDjH51S81sM+sA-hQ;D63>0rEiXC$t6u;Y}CKV5ala#vfO-T&S
z`*MSIHAcy7M?4Q3@8rhI)e{rQ<+j8k&DVRae!o*|{~9d6Qv$|!aG<kJM50ejECw+X
z(VFH-`Rf`kF#gJJ2)w@3%+!=+8v8FSvl}Y7pQLpjg+&Yun(c5s1nn%RFAPd63+2of
zaXXh}eX&XGK7e}jCnaedX}6m@0<q8R87V!G!*T8%5{_mt;)^_e6lsyY@iyG@*9$yS
zHajHCG<&6jzz8x^>NB)UgHVp;R=-w6FjqodN?Q;LZ88nKfY}p&*y%iFh(x|<F9GYr
zJb(FJdy>P|)d#N4Autht2dz~tgy2DO>?*Cz8A2JbYm(JLa@3$51WV+PEf>0E3m@(9
zK3k(j7_rtn_yCs;54k#F#EnEcNJ6wW&`n@3!o~+jzb}b6Tgg2=KlqVUhF@G!G|LT#
z(}<F^TcTe`)<vcPem~*HaF*-2=bw3H41wb@&^<6xM5Z7@8JR{|u?NCw7@r9ZV@)kz
z*09OQ0=Wpqv~h`(WbOqAt~Z4WlIctWztVJJ5Mx>`4(VobEWnodb-XNVG9v%3fCYSZ
z@=tzD?pRxpe_=6foQKIVig7d_6)lBj#z_1~<LhqT78!oomzSX@do+C|H}VvRFLMB{
zm@3L$G$K=THp1VKOQhK6cN5RHtC#O}d_%#jjbGmJ#&lS439qCwg2G`QM!l5HE?k(k
z<R^zLp6Vy%S^5=&89qYeL@`i(zP&c+ygBKhvMAEFW}7i{Ih~Gp|GY!^#gK*xw6QD-
z821}`*EE|zdN?@1ehubh4q!avBekum`8oLJS2VifRMf*m{C>g#|4?hFg14dn*wN%H
z!|fY<r`Bb3{UHTJB}8OA{kct(JSZ(vlfb$)r2%u>VX5{F2vNv;Mf9o`%4W)C;R25N
z0Q-8Hb!uFxg860ttE44_(f7y>b5zMb-VjAo^B8tU>g6)@t(p-3_kd!qz<TU0cE}&w
zxJG1--0(G$)(myqvTIRl6;q`9p4g~id<cFJFJzujZIbGWX~L{23^;PMw7FIu;VEY_
zmjt*eV{$}=G0}ZJ+2E|_gWy{+NiVS-Y%9vKY3&YynWGu~t}s6&@cr}0sT3HrZz+qY
zy7RU#o8U%Iyzp&n>)HLBUeGF-+uJC#SzdsVe+nZC#G#Opu-m`2p)O%5TR|<J4^}`=
zFMcT9J+a&W2E3j_sf;g1PX^(!43bceT<MweMeb!1fw_mQA%S%oKYZz9Y{<phO|{qw
za6eNs6<*i)h@rtkPdN4NQfP(jO)@(&=3isf;<LF2Qojmfvy^ZCVO=UxO+Kwxs1V^p
zjWJ-<F2z&7BygdojVnoM%b`QJAe1?ya5-h42b2g;q-&_8pQfA+b~<)3r4Wiy$^Z^n
zN50AjD<T&&jDWS1-<E)LBe^4hi6lpY*VPkY%1GQFIt^#T2@dy5n8}jRKs1LlXR6L7
z(PM_dB$aqu1M{fA2u8)I1YyWxDbuHaSKomT21n<RN-w6-E8^?AjzjU6U{SOoE|^c1
z?Jk%Pzr$NxQ`N9n$Hq7C1Uq1TL)Cu_YH86kJQ>wo^AYL2k!3P7LuXP{8u{L9pn-&B
znBh1uAlo$?AhZ38k%mH!(YugNEL}CK<%JqutY252I>m-6#Zg%TRbV+D@Y{w(zBll0
zYdk3$Hp5r*h2yY;2go#HXfBzIfTkCGANbI{I(|(=%xcC}jkO;^j?+aF6gjAvmHSuO
zm%on&7nA%sDpY_Jj~{l5%yPq%8OpjRY#pXk7PZSV8SN5OAH9xeT=Axd)N$H2pWC-b
zAM9{p6>(;=AH8f8lejajF{D)|$<?C9B1mAMhim>77G9_{VQtFe!|AwKmS;S;lzx~x
zgG^NbYmRi_FXvvxt%u>%+GcxU`n~mQB<rEQ9c%VnhBeC3Oq!g}!-O;WG%s}dZJOCo
z7X}aaD%~!~5X2rpD6Z|wbU&0H_SHbXweq%fn&=j|`24zYiOwB&U{ikk7)||<p{PKv
zzUNSRi|u{-Ca_6e0lDwVf271rd24~zt~4UAdW3Ag)2_-{X_zhK_A!}KFbUUKAGsC1
z4--#QG4$+W*H%8AYXwyoW#;y=_>3+KTtiJ!o+OwZTP`Iov<?Y}O_ls$zX`9`4i3$A
zm0-U)vOc)%msFtu-DCrV5^t$+ll4XG$1->WPT#yb1Ato@{T=9kIX1ri*4LIL3vhC;
z%hr6`VUc5X`)Ep%q~hONfCO5*O|z!5<2@G=9-qEhuODqa_{k4c-g?ya1Q?4VMp6|_
z=kf+5cf@7m7%d2%H=|FQG)jD%Z&E7Xz-|>;>t1~BoOu=tVUQ(Yz<Z8nTKV0JS^F&a
z*e*PkYnIgc4=q<B-7f_7`l}<>1wpg8&vDxi`OkheTAPKWUap*9Z-421Ixn@3cdD$G
zExmo|zw<y@Qs3fDaGx~d3~M#*IeL*FK?Mv;*W~1G-I@WMNY#`v40=z^d_@j&+saK&
z^^ZAcBJpnFo0Hm^m4D$-RUIl)ztV#?FoQwOQS?C=9As<V+q?n+x<IMYiTKjysv$R2
z#F@>%S!dtWgj~AQ^qtncDKXQU*i?>!lO!5uG=JbOXbLz^wRbZeaatssnrM+o8KPL9
zdQ~1(=R9uflt`Cc6cgyu(5UJ%mA~=vw3h2?&EOk&FWzd-Z1^*WmDz$O@sQySK!*;`
z^hi?nW!-o8BG;P9RB+R_s{D57T5%MsTTpuDg;2sjil2^sNpPn*^J;_A0{DzFoVe$O
zUgCl#n)PdEx$+O_yxlGSiZPeoI?}ZtdNZjYjg~Xvp8ER?f5g1j8}JX3J=Yb5lCFTG
zy^BvIXS+=1-l(069=&YyZ+nNdBk1|i$c~Y&OHN*0!to^#zD%7~2Nmiw8#u6lhMZRO
zKb1${bgCH9E!Yq31<<`(mE~fOBE8a@7q#VLsU~W*r=J$+IT#OwtMrq17vq-x!HA~}
zPLc7gz|}dp4$KgRk!qZhXiE*6PlnW*(G$3gWTO%1X|o-|0XaiB!zQzbgn8gtIHuIK
zS!6C))tCOVXUw?C>SjM=u*mdyId;%+jDgNh5=-LglqK7&#NM5@cMLMU_?8bLuJ-3$
z_2kmRRV=ndsD-KXG647f<%SvNFxdwGh@#o)Cz##h*NL?AK71{TNk(d(X@~oB4{W5c
zEu^HqwTGpoCH3`(iY48(L2d50fUuEJQ}Q$XneB%-#VN<D<e4Y9fPL5jhIA}jt4%}}
zGr_8GgQ&S{Jtc-GI!6ROGL)IGfJSsjlOjP!qXk#clET)AO}5@6emj=3%EIESP!N0b
z(ULT`H7z}!S8C=ki;)mBw;p0}z*5q<`>ECKRC;pXk*$a4nyHW5bbNAx)GB2kk@pE%
z=w2&VJAXWvzOJ%*pvU%EV}!hXy3!ApZ20U~>d=1a*m-VRNdYYEBO9<esnatu<TcKX
z7s@@?dZuu2HHW5K7`6^8E;4%VY}9Kz@@iRr?zHq7mKi5B2HhiKvoCmL8}vpuJ66u(
zpu6MJIz45TX$rH9#+t&qkObd8ux^z<9$x<`;d(sg@OOYckKK~1Cy1{iU#PDA#y1R5
zeu2vOh|v5NS3_Vb)L9x$z+D)hs9AJqerzE%muLB+qoe*x1VjA^puU8qS$;ET#ustn
zlt58Y(7Q9W6xWu_B{g$TgrM9k0bGcF4xaxoeOpU`F?-g0i+`sX;29skm*4(@IY4M)
zl&wZ$cW?5x#vCTeMbd23eNz0eaFr@mu|5cl8{_97qme?V-1vbcmrlb*>C0-s2#fJ?
z0>o;xhXH+^&yBIy9u+-{aot0<yhZbmvI;UVz1tH+!;$mh1w6pmLiXQUE-fq<MR#@q
zX?bidMrlH^Yav(+hYf5LZ4p_v8S2te%<kvF%$b&PAehE+#Vk=hESc)@xq}}!YvlAl
z^;h)=8I?q7#Y`00kEMpnkSy|X#fTkV_|e%OUMBtqpD)C4G8)^E=ZV<;xERm2%`k(B
zt)N&x50I+N`)@2#Jo3y0DExNo!K&@N--wLWD|SN?hFYsCNV4_ao$MHl6gTvfuoY%^
zR`1c@v#?vp1kN>hgGXHuoehJZJ#*QClxeGrHHHPA;v+#kQn<YM3u#X#*nL=*mh~l)
z2pIBDjWNz?<>0_lTMUb#*Op%wdc~7m4utrVEhL36AkE_R+5l3@yM3hOfR3<ElI;ZZ
zYfwVpnA^$2JmZ0)vI{>kef@%1A?;$5swdaaZw}DsD%`&N+4D$lQm84g%5Atvs7=IG
zbsIKDaWE#yar-|uOFw3>$2%@V`(JUw2_>OxW}LdxImVj;Y*gg%vM*^n!x|-G6^4b}
zr+0n(a!f$~!`Tj_7B&$FrL`?8`O{67oVB7F4Aycw8`WCpC+rP9;<wH-=uJ8Agj@>7
zzO7LA6Bsx9qJXOHBtA7D%|9*ZFSR@32<DJ*_P5T-t4p`5Lc$m+0b_IfbPIp$UrnSV
zjF~l*_lPecTY@NPv~AECJ^Fk1O2_(60zD7LNaFp%Z1dRec(B2%%<<?Woa^2;g{Z|h
zn(G1&%|@bk&Pc;Ef-KFInY)iK0UzJ&Gs$HjS)VgEAPk`9%qDplv01g`+CZ7(i@9j|
zqRKy?>DGvmd*ok9*M))epP*{j${h;HC3k+A?AwGao#brOv>8s6$Iyx>?$M?rYj+H$
z@pVjCfKes{DHe~G)h#N!#w^ihtJL_9@P*_;vde?j%8PH_mPdR?xicsscR?M*D9=7S
zZm1}}p9o3pNJ{Q!+G_F3+}e&FH5&L1_jcS9lze*5#ajxyP4M%INxcKkQjdBJ?fC|p
zPB*O4*J{jfhps`0hetaw4-utmR9XT&fYt!|w1dgOE4mGTMLeaYzq3>BM50lcZTSs*
z=Pngte&93_7Pa`^kmCo19f=kh99r?^m3*dTnwt&OI|tvnoHaN1j*iMEa+v*E*G#W3
zc=j3)B)g;a^(Sg7g@}l<!I+?z=y})sdQx;Q^D-A~)v0Q86fH8(s-n5{!{Sd(zp4v@
zv<9oTv8S+82J&f3^0f?HwEzX04XvXTXrJ5ck+OFIasIy}g-TM~P(gxEJMWY?064>Z
zE4fy#HY8rdTBWrs>2Cjhl5f3|bSxuK{qmuj)Jx4F>h=fwxiH%(=~+)+jxiDPbnSlk
zSb`><yXT~oHp&BB04GNb2Omq%@J!=CJwvE1xy=&Yjpw1u+@C)3+7>txUJf<X611PB
zV@Oh0;r=)hKomd1u-dLGDKcREWJ(4Cf7cQcAA9s6Ee?3>vFfSUEmmST_arZ;xfLVM
z=gFhPfJmdqf`ma3dL~J_rP0ikbxV7D-5+%`l{$>}=AjFFBZhjNEJOtY(;h<29R;qn
z70`agrSf~#RM?M(W*?TJ<&ISR2UeEY+!<F+*g{{Y6WkZ4v#og~F1eIM@-I)pD$2b$
z$Y)$BtG3&$K~<Qe4T(SBFCfHLxfqUU>o4nTf3@IX6^A=MOmb1_ouvw&%RX~tH=~uE
zJEjZ02(?Vr6Zjgro{S9R4EP{C!!r>0aLqe%YdYGkpCq$=l&ZS0G}TJv+B#zrThqV-
zI>pbYIfA!T-a5AXmlKZM7A{<+C+Bod<7%0HkjCnB-pM+k$PJk@s45aS$Zzsnv5&0m
zBhiFM*DZw<5q=HUL}(y@cno&dtc%mtluTOL#0*aq=hfsY$P5)481W2UXkR(Wm?u7c
zkF(t45C1~n`2bNTbtl<oFU<6@eqeIvq|aBlA#H3FpC}rlbOLi;l6Y(~+jheU)9sY&
zr^fx}=#9IH?D$IS1ySDogi21=;Td7_?X8Z-VRj-=&@*#o+=pB#4&tkr_bJ7q`W?75
z-%|uT;VdgD&FOFDG7AUo%jVNjIH7`j&R?+!eG3<y2|N5lAtQzEs`Gc-Md51-zfBq<
z0EZ<o%l=z^5`=TT8*TT&yLBs8`%DVJvt!y<(!%`6CTU}t9<b4wuDLVAGq*LL+r!w_
zasP(Ys(py>{wmy70K`+u#ADXuTRqED>4Z>WKF)J&*n#T#b!WcBU{*|kR9ibaQZFT^
z4AC7j4CT2wNDmK=$cRz<Rm#=9Z*$j;=uIBTTHwvSO4!=Ivq<L{Q4M9Z?}~yQ_&z9-
zHcf;CI5^iOJfOdrKX)_A#8*o-ScK?rcpH{L<`;XmJRC~;n(mtIC*zSn$}y<Pd=Ybn
z@JyGq@4)(lekRf}wY&ZKi7SU>&T(u7+^_3+58&~Z$od&jh@IzZAcpzog|eqL_+zdG
zhaUX*u&2|;s7^y;W*_p$dduZcj@owKAqYMMCUYZ(>mxV~T~jTE8VtGQDD*<o=Lqu3
z2-dlx0vk`39(KysM5ZM|9QzbJwK>@_31-aeMw6=0{K*nY)?0YoxDt2v`hhIQ10VKY
z&w}&ONcyJFvyC2s6PX533?@~;yF4U3nu7Mb@~cw8Y3JPCp(}j^Oj0NBt*|=@)n2e?
zAR3LS#Q0^7eWLJPs&zXQ1bIsw&*s$IZply-@R6A!X)yCMY<Me*;8puu5-o9a7-TG=
zGpim*6|F_Obl4k=6f6wiIn`zTYc<cF)na@xXcdpM#<<wc_+CGOW(+)nN8b&)xU|kP
z36eNRe;Nx2JzWnO&<^)o&s~qIlwkF2Fm2=3G&h?l{J8Ef-|Z98gW!b}DiqI?Qh5h8
zSYXXprf;SQZ>(RLsti3zdV8Tr5zid3(j{@&2d<=1p$k=ENn%v)F1}~C<;ty;k4Ubu
zd|#LfXsLvS%WJ5eron*re-9!SJ5WYLQc_m8RdrI6??28KD{@3*_2EZ#yZW;Mu!hK%
z8YaRNM;uV3W05Z)s=;;SYzt(9W1~QPC2*$v?ZdQ(!F9@cn{*kN$uf>XiEUm!MGRLe
zv4+TI$K)gNk?pQ%7Hzp|(Bl1bGNfy&Zyw@xaO%a4Z`xFHmZnVW^!Uv3{dzDHEQK2~
zvHdmwR|@Xb`WAWje14~l_mmcoLxKw?@;sdd!%syf=H1S<==_B<EIq{T{fz6--ZyXe
zCap@TcA8$_C;ZoqZ7XGx4;MpB4eVq#l}Pp~w^4fQR_V2s<dg8oUUmH$lWysxba9AF
zx}_%6bRl@M)hm}YVt0QsuEf+H4O!0!ec6ev{?Gl@_t?*7loO8?$VJl8HXXmJLK)51
zKSBV;(fRnz_XKidU8W>yWIWG2I3D3L9Cq#HX(8~()Q|f=>OeGrPIY$nipR4(b{neI
z#}L;5QyZ#Wb1acHnY+ga933pald8a|L)Maqk(bfqNpJJFx8br6ftLlemXZ#ap26ve
zXWRa2oeEFyqUv%{FP{%@fTY1}Ik9e|n#qT5!ky^tZ%c+8#FHSNXZ#7{SFt<K33Aoc
z58arDv&u5Oih%5Xy>Y*_f^@=^LwThD2I(gabtv(tNY@M~RR4I@BDOfL{~%)AjjapY
zCM92&2@x`g0Tz*Zfh#j{550Jm>>DuJ6>r#39tY18pWxr^l2E;u;T)6XE2;mIyK|DU
zQJ<>p-ETxR4S7bh*q68K(^(zVl|p3`v`7>cR{KcxQnz^E^U!4Ce$GgHY&Uu=^%B}w
z=IH?S!i+FBD~@WNF19KfN7pOiwuX>432bckpDW9K-09}EkZD0xe_jAy=Mmp3o~WRd
z7H+k4SxOrC98_A;aP)GT!I+0VDTC-Mm~x5z-jYp=JSK1a27X{+8c8NBv&L{zybdAO
zLrSPO5LI1{ilo3mI;M#|D1}qqFAVN`M}j2+nZm>;O3XNS&@mYD0zIM*=H^);y=4st
zgd2J>itZa*rO<U><%&7h)h(MCvHuY$(RI_(WNq)5Canx;q|YoJaVeW>=u?+%vzBd#
zt<Hsfo=EcV*Hx{%r>(mU6PD@7YFE-^&%P?2#RfMS;(B%0tLr*C>pEf;-TxUon<}37
zj$ZJt#HkK**jDwLMsKNY{Uv+mk+pmYKkxnh;J)+w{Q8l9p%Hydj}EAJ>_vr~Foelp
z9ICCOI1ttKA2sNlY02fT{pc9`j)0EN%;Z(h?VH~P?+cW{=$}6kb^+x*g)@Fqy?K|~
zI^Qz7)sN<mrVEW`y{f9>CJiedk6kY3n2rSmKYcGDF|X531z$G(?hrcSZ7azd(@uq6
zHUsVuUjC~k{IVHzhrpZgpFELY?Jzow$0CBC;y`hWw6xRzCdhuzo1wC0p?FXg7-M}T
zo`4b<yH8DA`&;at@clyM7lL=f868>Ugxo#x#AXOR_8oC<z>N#7<gfn`;7}ElZD3dd
zqjN}T-kt~Z{MHz+HvPZa?e)B@KIMew89oVrg9#6Al?WAi{(o&}Dj@-J6*pNRXgtgd
z5lwjSgiJa!OD&Lm%{CYvnqv`%nwZHN`lXPnAIJ@=vmqES{6d3OsPeP=rmo!s0%Niw
z$j-Lkfxtf?{P2&&bRhiIONnbBymXr(RTy`~t(sC6O#jo}x0Th4EcJg4cKLsB{}XJO
zPeLjPZ0COpT4{r6*PIR6)WOZ@Zc#^ej`c~f1r3u8dQG;VasD6K2LIOce>!jd@1p;&
zOuhfDXZL^gY=>z#1cA~6f$9Ot&Gtz+1A*!WfjavK>Oa|4pqFQ8Q~}dI4O-S<LUXt8
z<_|Bb{9}za<sbJ=JzCYd=W0?Do7)I(2&>*7ZatP7O@ee@MoQh?w1*fT%(>qa4KSy`
zvf2>5UXDbY7*l`!0mO5`AC2+CN*&2}Z#Bor{aN~Lu2z_HmQ^1A0mDXgV)yy>cJ&nB
zxV^nc74Z5_mPu!!sKBaBn+>?%du%fT)~2s&)~<wSkL-j<ecoG5FUq+u4I<+Y>c^t>
z6!g{A-^qrXn4NI2v59yOR}GHLBM^kg7Oyb4udddZ{Pz5VleVlw<t6x=$(|*KMfH<A
zZ+A<MkdCv>$*0`2Dt%T`{kOyY3rB$L;-e51$Bc)2{6lv%AP*M_@M=f~bp83B7gRra
zDF?XtuRw3n){SVzKpqq$<jNx=mftOR9;?v3GwZz>hvVlGoBp#%d<u>&?cTr!gP6o4
zqa=G$Y<FO=Qa>{nkNqi>QSdZ37dc61@GYFr(3(ak$AGrY^PkO{Iy&sBlf;9{&-Tv%
zAp0IsAC8~1uiC?KRv9pOZA7yX;diy_!b$27f^(6%QpC^0Iqj?Zj9*872#!Wx#Y9UX
zs`r>vc*vdo5>$5%R&9holO86?RSUl`=Qaxrxgt)MY@fK2b|-wqT!@&0O$EqVSa{v6
zY)x^<GZ77Wus;%dNS((?xv2Ji-6x4<FU6Ks;9+W~BMcRSnX(dw87ZXd?IV)h2dDIS
zqawJ&Vq40hY4wyWr=Q~vsFTT^cA2u=M}7!B>FURt8NmlakoE)BFkMVhu|~!LRJARi
z)<>Yd_fy&q=~IlIZLV_^CsLDK49j+$e$ILswpSh$42d6*vu%{QH62fa?o=<(aG;ZE
z6R+(@(?ca6QYkP`V9=d55{5ir!u>?Zc@{oedcTld``UaGoWthp-v>}{91`r+t=L7G
z)$EyjGpKT8)FC@~nGNr~t`Ml*z@Lk`aX)iMik&tLi}3mgP<*U*B)6CF+KA<C&qz|E
z>6O<dbZ2pz?u?KeWB1;g%UfA{ki{V&dM{bA@nTxHn5*+!`^sy+DX~K^S@#r-G&0jS
zZ8P7OSL3nR>GeE9XR`U0CbD|N7)+vR8p2#e8TvI`4{<;;qWB9N%o7m!cAWZ%`sug-
z%wCsM8<Ue&H43qLe>?#wO>VrSj9zp9?R5K$;j+m5v}}Dww}JWU-QVGXP{-hMW}P*9
zBzQO&4(MUouD{$^Ez4(V6*(R&J2KMxQM7dte*3;&`trfjt2OcvtPJuQ3eoxIGtQLU
zbQIF!!AbfjCp_fLoeQVgXX~$8M*6CbyS-iQMyrIe@n{L|1UZ}2RjDDmVqPRx;7H<e
zL9P~=po2G)G1{+fO@6#l!mmz6#C>vPd6S}Shrr=Enra_wapeM?*tUEQU+m=9xk(8Z
zA&?0xDY@>7hG+BLSGkrj2US=7(^b_?O*C^O6XaQQOJP@Jrg6y1b#u#nx2`ODul=&P
zVNjN#-I>0fU{!!wWJ%h-I22*L1Lnb4)ktTiz4vtB8?eFGJJ7tcPqJtb!L0^T6Cvh<
zF3<<fo#%5KbHsh0`%>&MO{lKjhOI7gw&A-GO*xlP!UcIJ&e8bYXZ}=>r}a1j=8)e_
zuvXXI)tCZtvb80(8DM|B+KgB1TO#6zWrr=HoF|I7)Cp{v%o5A+vg^5iOW%srfrb&l
ziT7SXX^zbk!}mBdfC@SMs$7%?n8HLv?~@Qtfz>#DFcySVAlB&TTE7-FUP0+4x*JK;
zg4QH8aY~nW3(L1IitNuy7bXgwa{A(_)$8%42doombj8nGBwc8O(31l5UF3+et$VP&
zm&38M->p-{k#qfi?uu)#;mO5WE3=hK4BI6?Vjow?sLA9*@#usLK(Z_W=_Bnf`0VTd
z^1P{WJBa9eG?a!P=S!b%2SFs~k;cu_P{K^S8skEF3E7ouT6C=>bq-5Sp|%0rf_8ua
ziJZ~L^S%(WxIaW)WuPcT^vzGu4S*1^;o;&Ccy#laT@fC-G++S=aMVMk0n3_oDrLJ6
zE1=4RpcR8168cFR`H4}9_3`0wXVFJ3KDImV5UNbMQwPg*UHko!8UpDytrb02pbwPY
zATt9AqO%>ffU0wmHGipx9RQdXdT&0T?=|%D3Am72RyzmsUph-b&U_iBho2gYBJU#Y
zV_M~T0%c&3?{5x|nEbXw6f3p@`1}L%i99B-j6RW{0?WmCa=YdHCbdC*RoTacC^ntp
z5EbTRXG-`VZ8HR}3F)A1t3cMBZ&3c2Pnd;v4yCd|+petb**{bvr$8G2GuUK}9j*-U
z+CE1rNYko5rnj}$BaIuIN`S(~0TS$LFGMf=8zV<teqXJOoXSobS~?_&`O0&2JxUJj
z)tO~qEf^D=^4TBo-cG(xdi<ToB5$O-$Eu#!Kd({dnOcVSFaa#uSA_2;jN+_c;Y+0X
zqqYt5ja@QC`_V_)LMn3YWmFNNMql;FVOANUYLr1$Cnx3Dt7TqNzq2#(p5`lGDJ6ZO
z58ZjzF;o7LK{vOEn=*?L7K{o1!Q&FRrI?yvO#h8;I9QE-m1Fylj4ut&8y)&PJTx6n
zl}_JpD7y)}6?)^MymPE&S@$kg)lU#<X-|j-$F8po5fKZF@?yH4f1L^%+Hrcvu%Wfp
z99%0zWk-QiGK1kV4OWNvaz($y_)<2c+X0~e`>}J8vFi6@rC0CoM_cbqr-g~Bl!|xr
zuSA=WYl!RVxZUs%w5yfIOcM$FoLqcV@DC;a4Q8V-P#{CuKTAl7hvn}Gn!1b@-`QWt
zi}+G{f>skS0A^7=LHTjxG@CgJ-#HDsb}#CGQlc4e>2DLhf53yGx5DD+cl<VH>iIL{
zCXj`CF5y^BTHfuNQP5o({UG_ON8IeO#ke9-Z33fJ^f&5(cD>T7wxC;aB!Sqp&8zPR
zjSp^ON@(6c+CQdkV@ha+yoAs0u*#sZEN-OkqIJl&6|crMYz^m=!f!XL5F?zi#bF)%
zH;eNi%yW$<E_;A#8&e+VlV1vS@8V}~O38yP7`n$%4)Z!+h|f3x@N4~b1sCu3NV#P#
zA3z$}ohNux+?4M)on@5Ih&1=HPJrWIgd>_n{!p{wr8D5r93A5BlzyD^OKhnrI%JIK
z?Mf$qhJa-4G?$@XD<9x_ld0$&{mLfGJ9&bm0`;cEKR(4^V2JL+QO}hzR@%6URl9(B
zs!^t8+5TSAxLGjPIqe+%QzKKSfOmpnC6Fu}P0?QM5mNUBZ84MLAJWznT+nuk=5v0f
zJ*{Es$RymIdY+}khrie<h3>h9|L}VP<J4fS3g8(KE!-_CluAH3jrV!r$%)C2##*J*
z{d=kM-;eF^0eQYjt34Lmrf{P-N9E(u<f*}7`MiHO4Re<~t8J%Yj%4Mzce6ol%h{59
z_j-*-1%Aypf{Qqh17)&_%4-#SCh=h?Y4b|*V_%c*I$ckq*HePUF~A2LST}UkA7^hU
z&&U9V5ZPRuSvsIy+zarWLHN?Jbmi$VJ4WjLI)bmiF~56heK+m>Wo_<b<ps&%BJNdj
zQy6t8RU+^b=!#0OZPiK&%c}5-sV1yFawftDWbfYJ;XODKQd{$qNuT!Ju#f-wfbir{
zcjOEIb32Ri3C(rH;nMY=`~5%(l@SjK?n153`c+HBxzah&w9G`xfn?7J=?1)_PK$rz
z_ulS0Uo+^`(F;cU8I>dkBO8DtFFF(HS^aw_RKrW^xxy<HL_TdbL#Nv<D6nsEcB#yn
z%i+GY#m}cphjhWBkQ|3`9@F6?$n$mdua1}=*DnUGmUj<DeuQ5Jj81;f;PG+*q3L)~
z>dYY#FSAbISgW|M)HEh!#FgU1QoP&>UTQO+3YMbkn!>!Ke&>AARHsQeRp&iiG`EWk
z6kXaaVy7NzT9d@*>SM~8=mQ2Q7C-f^TGAS;F=(ro*D3&6K`yRQ(Q}{UKh7+;-qnD<
z4QtN)r|>y~YrwtRtiAWUyT|dpF5sB<E=F%dB6>-4b__RWT9N)9Dq|wD7{3htm5sZ8
zP7(WusX^wImFU8DD5cV5yE@e`-Nm1SBY9gy4E*^r*{f%UjawalgU!Z8`qQ?6$Gn9e
z*K~wDMZ4Q6R>{s%SHA*9yBaBH=+htgQM=S5Gkb5p46oZR`qb`C{rYn-$9&>*-`egp
zxR&*z>NL1oHt?sEbT1nE>Bl<j&CyF8s?3jWzKmZyKyIxrcUDVu)Gzh^`rBOKYAslc
z$)#L-UwWlGrHFm4yOpQ<wcF<SzMhY<e5C_JjFz-gk3deW_Okef_+Gb=^aUmm<gfT3
zVp@CJ{2`c6S%eX&@U=%%A~Seb63@4}$;ix~GB_;Rkj`#z(iRiAnY(H$pqI3vTc;sz
z9)N?R+9^5IH68MBjO?pSE20kc=k7f}+S{cG&Ek>-#Q^Uz6HNUU94Bl#9$VNF)9nfh
zO^6^q!M)d)U?{v^UVk;hMa7!BFQ?1Psr0Vd+%Z1fQkz6s^t7GPll~EQ?m~;e4(QM~
z7v8VFg@Lm7t-M|iiwN}*Sn;K)G(UD$7;tEP0beO=aZAh?Skm>o>~dEpUd1yiS6N<)
zZ79*xC-0&?csnBSId|q3E1<ZYVW;tglj%3Id4;(j+`oP4(c>;Y&|W-U-XFNY`fE}H
zd;)#dy#ijhb_&pu1YVqL72GJd^7ajWZv8-s@&1xisKZUQs(f#^T^($1zY#0l0|pH*
zI-*!SJbPF5FKmdj%qGf1(Y>1~q%IY8=`14-V}r0j@WWmF<<anDY6M#i)zvj>;tviz
zPshz0*Iy>UZlu<Y97T(>i-2xaSgJXRe`uKYD0UBBF~S0$!`#5IJ@7*)D}G|+fj7Ya
z=O%n6#rF-ki7j}WuuLUB=2xM;MzmalCY)>kz`Lb~1jUrJPXP^YH*c=pzFV#?1Xt`U
zf8(RVK`uAzlTp9cZ;!9Q7QyAH)+vU+e9BK&r8!+Z`@_&)4m_GQWL{aluj&`5nl3Xz
z&z=uUXk5zjCRYObiqk^kH@lIQwBD`fnra5_^zxWR4Z;d17ia=(Zmut<a_6gT4Zu5w
z_e6e0HlMYK$z#jI%l_FAPy0u1waJ-T)a#kYndxUgHVbsYbYAT>9qFj?yu9rXNRbY>
z%CJX}VPvdV-Cgm!g!sDYzyOoutAj*H5o!P{gqE%4(fyXU2z((!NS+8(+z`p<8g<v>
zk-y5#Kpo~hGvrN8HK!M@O`7<KSslrQ9x50l<L#<_R)6nQF()GRjHyY(ic;3kEvHJT
z2?wTAtUd|tqAftqC6Mr(EYB}0K<I_YeR}%A_Q=rw(~gK2L8wn@g2*4ai*enk`;&s?
z0$`$&&eWr7(z6uyJkP)gc5B~313o1&r=Jpex0<E%r*2x}s9=b6K5R4%{;K_1{b7k`
zoh88C^1yAtn0r9KcS3Flt=oaD2sZ!}>%A!H^cf&pyL56N{uCs|a1q`*sN(6TwK2Jl
zKwLW}&uK%iuIk1J7bQ{d!WZQHf$byrQSSa2$I!CPE9KL|J9i+iRd%iUnj|z?GhF#v
zF)F2nj!B_|X1U22xxli~lm(t`aNE2^V8CN=4Rn#yh`)Vr$znI-^TF;GVI%1JZ!dwu
zt!`hV8+Rp}rT6um3<9?~xLL86Gn4x_vdNx*8P}=>%#1Kf2H5pmLw{_kE$jz_Pu}A#
zOoC=+FrX>aL}(eW7{u3Ccb`1t5O~~SR#j?8C8y}q=+Q`LP7_D9sbBECw>#VAbVa?a
zqC<?Ul>_8xCzxVqu(WRR#CmD?d-0IChwF47y)I(DsE{71gEj=Y%8?zJAx-nXAGi*7
zDeC|)L=9veX2Y0K=KsQ9_bM{WtZ!Wx0!k=#av;?d@(>UA!y}0z0(xTwL3D_v$-1{y
z*z&cTf*0Mw$)YZgJNF>g<L8YGu~g5BL%zW^Lqi1VVwrB?WZ_ocYb?Yav;;3Q%*r|A
zNa1})*$-jf1-ci<VOO5G+f2i(W<L8S(FdE|#|IRI?wic{fbOD;F)-N?X`#Ux>ZZ?2
zCm*n}(+Yv2N!<7-?h}Tm))}IUPgTC^+!dr}h4W=3vrT9JpS~@ItNN{VxyCREnYKm@
z_7{8qA75`36-N`UjpFVO!GZ;s;4Z=4-Q67q7~F#gf&@=+cO3?IcXxN!Ao=Ipd*7U!
zbJ4SERdx52biMw(g>E37mJQmLpBrs9IM*Y3`g|UoBcI%2YVy9!CG6$hv)H`BH^mV$
zpj><;rTO4MxCs4BbRztaGIy69JZV`#*~QZmfl=Qp=Zs|dg_%$rl?^f#Wd327)XDDH
zWtF^}HuU258;P4E7BtY*wGu&VV`)A|KdIU?A|W8!i&Z0mh`<pyA0~nMWv@LI1y}K6
z6y^vzvxF2Drs@Kg4UBBhr;?F_l8Eq_uFFgZT4kN&YndHQBtuB|8s#qObvK<}o%h@%
zOj*3!-~74$`Ny#Kz5Z{`weJRC#kNM4{2Cl$29C$?Y9Ah5#BmZ=8a2cswIoV8X?=Tr
z9**55a|Q1nye3_7BdVcj1V3qLCq;gf`4H7yleUcjWr9|#kj0(TcI;8zWhq%`Cq8}_
zzWeNJw?``{S;?fo9?@QueOjt+!`O+Hyq%kg#QcJ-TDL8|_Ha>efNe(O7{s%x&cR8l
zxy1N2lj7tsNd^XxI+BHHC@Oy**nrOpXx&N6M|EeF&&BHg0H7a=Iz;Y$fkRbx_!2bl
zEfOFg^wFnY9*qA#mhQ6s={OpYEGnLMjabN4wZf)1-WWithAXY6?oB4<fZ7zn>VniZ
zu#-%767gcG54-LC_leZ)C@KkcW;*b{n2~Sz+Y_xtFeqIGwCn23q<@7O7mR?(%)FUw
z%gUh&jwU&CbIf$W{}M77kGyhygs=yGag2+uolyz6)4+PFahtxMRK~>KaWQOqjc%Ol
z)!F=Rr&CY#=XFvts8h{bc~kCBI_{q@-E-!{2Htd6nHJp}K?2xM(Vf_|xPOZcjX2<n
zKLl*pArTFE^BuzGr<P{Di^mxa7i3qYI^Zy6_Kw}ydRotP#-^PcWhGp~jCQUbLA}}x
za0TDhMzMvnmn|U)ju>;LalTj#55o%1sp0)l+2^}h)KNM{u>S#>_l(|=6HRCbIZRpD
z4o`CEpJpc1&qAx*5lVq2Wj&`XL)#3dWUue=*Xp`ptlpvi;_#}{PX8`nVn6O<6Z*|S
z3I@I6fEfs!H^N4zM4le=myV3dqexEni$Tq<XzG%1BUenIei;#WKqP_;dDX2%JMH8+
z^a5G2=nf5iWz(L{?o(#F(ecRcA}-=*hF93|cbsbtvo4-+kV3oQCdcUKVej}yc+C>(
zlwi;2Pqw*^cui;uACVJ`FCR?N0)G=t{`@OcV8XX2X}$;$5}cCCMsZP__wH8~3!%ZB
zUXY3&mt~`Y$1GHmCn3y95X^C-&}w$9nJ)D5wRT*0sa$*(aixB_bG}P%)T6GB_mrfX
zO8O*#wk>iWU(Dl<rdNPvCeG{J@zlO_vF^u)bK)%=`Li8q0@}xpMsMFL2`<(MQ(3RY
zqo=kWtyh-ux0G(E2Q4Vf!y;u={ZrO6r`*@a4~S<4VuD>PrmI~4Qj}`~hueRGDFS83
zj9V=}`B1MQy7HEx@3SJU^xiEfO+hdz7rHx&lHN3Yv`Lj0M{AvLul)&c>B%uI9F0|O
z1O%Ut$m`7Z&?l*7v@m(L^v3YRcJu+>56gN<;OJm-^5ulR2e*+cLgp*i_l9rLN|;LI
zb9=^rZKRWeHV*#jRow9lJ<ivP@j5K9{-V)XKt~O)o-|DvfFX~8cZWk=Jd`ktryhX8
z4Hry=_p8%8xaei0ulXY66fDN1ja0%vm^bXeBbHwymahwR8dAPYmxjSQ2BN_ATKqzi
zl9wWL4$mvLKxb|zdiaYQ>OEKbDaDfG{+$84#SSkax}FH;Um@ih7Y=9rxcHHf7#?ll
z3$Y}f&&d=5RaOt*lt#Ch<%bZKUK^5R<dbGJbJV+~*m}bSV#eQbZ&o~(?=()6EXy@^
z9+^D6W)+9yfsweZ?L{t;NN!@XV#~w?9rK-?-eHD9o{PLw*h%8rbDkd3N&K3ez|9ne
zbf7#I@xTEz9cAt0oYr$-yA(SA20m?;*vKRzw7zcMBLZ~|NgT{K-~A%yuL^3v8$i=~
zFv`kw;}@hC0NhjR8cEKBVkR<HqS=My{KQrhsNqqRq&CekKJ38ENUh*=o#GPfQFybn
z61Ar<P{ZVNLYkiEiKShFM`o{)vZ1~th-{c-Og6_E+xeoHo{j~UQMB%OEx{HCzTI{5
z*sf^AohS)a%zTGwT{(w|$Qmc^mZSLy@I!c{8m`QOnBG<u+ZmK1=b7q^8-AhNMD@0K
zq~CJs??TRHC~e+r7qGFgw9e>gJ&+Ys(o$Bt>j20?eH&Z5!G)m~$P0JAR>gz!l*#kO
z{xGPMstq--4;z->zILG9Y?@BT)sH4`v08%~E4dh$s_1o#O;^H^=@_O<v|t3#?Nw{f
zEy*VY;yX~%ge__-lS8aR`#M)m^{mKi9jlOZBjbeO$K0LQ8Lg5hk`hO<)8LprvKjuE
z{tC6iP1B!bSyZflEv9JSL7A(hn4lR8;qj(q9m-MskjkH^j9-#3c0fukV$k*GN|!Ss
zVlKGk%ar$qL^4C6H@@~L{gl+q15+DhcJV@E*x2gL|74l0$>zf+_A3rp*;i|o@>U(@
zG0=cgf^I}^P=tm+W|bbe#yBqAx6O8|Q1XQ>pqyCXr)j<fHbFNw`9d{5P(hI(WYGsV
z*F$BpH%C%X9f}o0Wd?%|hJRWu(FYept%et+h0)`QX+Sx_m8fA+cqb|7zr!_5Frwru
zwbObdQhveD*kr)SFS@8FNa-p(v7VcqP^4%O>OzHD%_(dwG}L(gC5#l@Tn&{8V~cD3
zt5B00_M!^5MyMMO8uXzFbwSRgZg0bK^JbCk<9m>KMjTAXceDOv^N^rYxfL|yKJftQ
zWjv&p(o2lNX&x8a46sT>isP8r9+v7*O7y9dKjferm0$la=}|1?KOi%#rTyOoq{2-<
z3V;V&1|T_!P&spn;Kv8Fi%zIPa=26E0ymB@UkF?q1W)Xcor}NQV1{Nn(K{aoM=XPn
zvmbiT_v}u#RuALS&mFQj(NLQ>mo?zLxNgpgzvMbuw*J}%d87wDxHiQ5x;9KuwXPKJ
zTH`WcSA=Jo0gNi6eGr1#G?kc~5tN<*VaW>}S0TIB;x>*HE?Esi_`DkHj%KaDOrzZ!
zf_()b;^n1f1@*AC{DJi>UXH@zZcY>4mn`@%u$BdUE3iA3U)rp#Yzw_QJPaTH{22!q
zth3?DDr$_7!{Mx1Ch2;T8b3h-b!&LrQ4ss!r;@peu+rU5=3yA#tsD$oSKu13n}5E4
z^!k}SNYHdqnX?9lQklm@2T&|y*0_?sk2bU2uM;EyU-&~3#>QyY#<4hhn2zv*Mx!%~
z0*@Ts9{&<q*cO{RPliQ1;fwd@4{)V01L$>-v2h*o0;4lzGAxr*FUFY$L>uumI7c9j
zW0iQyiJr%mX;R8+wbTL=o=e8on2TfQlxSHHv~pGnvQ^^zh@(=-S2~h&a~T{O(rCp<
z7O0Py!0d;2mFumMjynB?#eI{80dhE!HJto9b!4K0&B?kW;E`x@!%nLI`I(;6QOd8a
zTA=5kclG}3W@(g&hi<YHH#+}&hlU{UQyCrau3xz;l2`~28=0QT-;&~7yHnzlU>GNq
zMz@z*p?oJM_*EL4JP;FFnf{ODi7MaVW`GprLTRjWJtg*T5j)k>qfejQ`9WNpFP8P+
zV^&8!mpAg*K!`6u^y4IiN3f0H+xjo{sSgrFrK|IMEMwcBiFXVgm*~#;&cMn}n=@1?
zn1sfw6{A*`2)o%H=ueyv!mv1_HdEGNuv~f<;#h3}v>#(maAEuQ!TaM^NIyUnUKQ_9
zr`C(^4eH`8j4l6S?498^`1T7|oF?<L40v^K9;IF&AjUkmks}Zq0N4NDQ3&XTa|Au|
z6CJVh)gjd8n>zG%ytROBqydJS{%^DvJv#4eB45KhJp!CP2)ztOfZuH0N$rEuZQJ`l
zQ`o98ErU_y<>WW#L+c_!f8J#e5%@kAWkP>!Cf*`|0LZ>Y+6>|<8@F?LbYE~?CTe_z
zgno~0)zx0)(t6&kS#j;2hI0OG4&HLjtbYhqqOK&kWC6!MOnAUqy8P+RN;TwHw%V_E
ziI6nZ*=EUA;G5CT=`uAN6qz+w%?*qA`N?38>*Cj7&H~lAv8nFSAx&ml4Qf0l{Pr~I
z{5L%f8?86>hHY{<57_9(U8>{2J9)M*-c;}#^2QjRYmXRXz~$Tq*J%s^Im*u~{U1JX
zmKa$+f4imtAJ>x=Q8!LMUS)|r8=C^ZcKJw9nIm6xB5V5#@GDgNf5NYhdGWdrjJd~O
zw4PIhm-^d!ojqb<1LTNrhXj7ytpz^UMCih*codeJ;-h+3Qw3b(07PvW&Q5mRHrT9W
z^PqTKdCX;3aK~zy;_k&ouO8Y9#A`fsBszq*R)ir)pX}YO!~@JOL}S9%o>!CPecLTI
zn1`JX#`*NS6&>VLkCZ_>jtW)TT<R2wfYnVUIAjmgnEy&nUaO!wQV`KX#xY!wj#u8)
zGFq}P4$8xTS1L9EtysY7V?3||6YgO{F1tY@0FZo*Q>rp|MvicLXA}IFPQlnim*PM}
z`A<0MnV_7zfrsgq@zq~}W1cUp`?^~@#MO#e{n+Bs>MTyk+->>_25-?SVFh^SdyQJP
zDw2DJJkrjWMLw_DE!}bXc5fAS0aLtHQ%{_=D#4$$$<FVNpkGI&x;yJb11bzu&ny6_
zc=Oul&S5mS+%+n9e;f08V7nsb`n(7mY|krVS4H*y?3q)I$`t)w`S_87chds@Ni`ZD
z>8rf1)0d@!!-vnHxYz1z-OQySse=A_HH5sY0Fr-V+G<}MDI@61P8&l46m0QJts0Sg
z8mhhQh%c7%g=2jE>%)xV09zvu3i-klyFen_8X^2u(Aq>ozOaex9w#N~)ZW@F=Uy;#
zBAdu}!?zn65n#+V7>WX14C7B4Uhg0zm!=FWi?<CKaj=TyHjRr4`z73&c1M8PhgR?v
zF|7Xq-gXKl!lZOX#)M8T;&ufd^fSA-RKtt=<UXU-9rB&qGsmv(H^Wu~?D9ho%TXwF
z_~%x_tUeN5sw{#_DkmdUfXbl*GtWezPB0s9X72<)qi$<#_SefD#_pEa-$)x|P@Sc_
zJ%SD<-eJngnvF#5OtS#Y*>s+9kVcxr#BmlM(JH%2BW^49;0vFV_~)0tAHy+XD{!Am
zBvwV0%aWSE!k*hOY$~aBF(3!zO*-c12@ml{y?TXSnV}pU6_sSH9yt)ZIALt?Ot`9U
ztAvOuLu3Ea*uDyw9I*If@MU&Vb6dKbjBDpIsu80p89E5&z8gDM3+{vQ4l2k&Dp(Xt
zKctKFPm_H27TQoWa&=)`3l-kX(Qsk+mZJLQHf5SS${WLV3+TQy8z#tuPlgjJ=nA~I
zIs7VwmbEUr1Sf)Fw~nbko^Vyfj!P0OH3260<}vViX%1Wwn-vOg5hUL%K29h;d(WkE
zOTN>AyG?TiHI=m*)fEG6Oe&7r68zgF)`?oPhIJ0RH>RNgee{TgN@$IDxdBUrebgu`
z5W})vb*_ZBS=H|bCko5vs;)F~Zy4L!)1-}6p`;Bz>|tl4&mer(!GTKxhCzJ!9sK$*
zfwxz-{oKiA1qF`>EE8+VX+z<Og)BvFf9-)*l$D#{&J7JCKFjn!Fos$9QF8e8Ak>wj
zh!(*Kx^2+!s2ycvlvJ3SmB+7|Y$2D8-#7a-SF5L>Ht_BL*wlg`IZD(Va<-iTGS=&I
zZR66`**BFS&;9remy)V`y41WZIIa81fgH7a<rzV#s}9p=_Tvq|$W7$up7H{~*<C*1
zlhiZ_UFu4k2;6r`Aa=EQ&J*#|qAImnXoH5(%Bnk+Zr!dohi+Z(E5^pOV2d*ABXA3o
zEwz$m<Bt%>Ho<E_h3hnWh?7r~s0bPPp9hWPj{4zBcCsIzibPlSPl|r|5be~;W-?Xs
zQdg$;mLV((Zt_?AA?BF+q{hi^v}*{L-MLY4X}MT1Zt65P7)S0Dvr|OAd-=t?qyTeG
z{b#2)DhoDW_#f_HV{X^>g<$`MmHx+ChuE~cT5_}0Vd*Tm&uE(-8!Q5y=LgW{BGh$k
z4s!RI`lV#+=>ORRgk!b9x^&geQ9V*aV!u5akF9Cz?S5QH$Gpgu_Hp*SF%}VL#|y!C
z%y}=}@gDZP@x+=2X2rZzu^&clu!O!KH??Kfl@J5x@psP4H%KCsu3{%gbI1n9%z8TN
zH~b_a1cu4P^31kd5E~FlWx#Z(GjYUwV?!{-q%rM+FpX)niFYrkyCurLVZVOvue{mF
zu@;w4p)fg0crb{cc|`|JsdNim{<}UwEY?L8@Nk~A^?v7uEm=1?^gvaa2ph>?StISi
zrMNX4A*(qjny_WZhyrS2!An4ntc4qt>v88bqT2wMmeroV->;WesOCivu*3yy+|O~9
z>i_PvL3?nrR)sK$N`d(ne$4q6Ex6OLuXBNZ{0m_D_j@>v2ny;1f&MVA#qcqA%h^D`
zRTY)rA`yQtH9xTd)T;}iUA!)6j%-Cr*(Q8<r!-3wOGLI*o?&txdGJp6{$_a?qgbx1
z+|vil;-7v4TkDUvU2IHT-Ki~&MU6rA&cJnf$`If_d@oF$k9BciT-2!~%)>v6h29j*
zn*93agMXFdrTMDVY9cp!QvlFfPbBjict3BQF*juxc*lF1tKURqI@=g^6@~WQ4u)6w
zQSrRS84VpMUa?S5BFEp>!wP|h7!R>!@3wGbUOrVLT|Ozhb>S=DK)zwQ8{C*v{HHJh
zh$5A_3z&0Gm`;@A!whBI9SzmHhCtaGL|87%7y{e)NjNQ68>%uepA_bDTgSE5UCLUw
ztV2avA`kVK1TA7r^i^2qAO1r1d~xl9d!ADc#GD(s+Cb|z`K=uI^f?I7Y$WzEOC&en
z#n$^4ZrGLgJ0;J6OF>)|G($sd={&DBts*W8|4xo}4@?gUggNgf`+_i1g?9Ypj4@qf
z$O!c}^|J`~3fmF5Mzx;e!Wnwn#i*58hEC~m&QkRMeqON`9*U7w4G$TQTiB=Bpg$3O
zGah)d?thw{wL{(laawVQJjrj`UD1)!&|R3{tjNDR{)=wto!4xia57{4Wx5#dtesSw
z31nvOG&Ny~@VlHiV@fZEz#5#^d7WBW{hn^dJGlsOc7P)clUmpIEuDfFla-Y$H$#o8
z`Dxd;FKRKT4CN)Io8Nx>9jM2g%C*8Q{a}hd6&L?sQKK)yZ=d*og^j3qe~1}BP4tc2
zXJcEy|DVF_dF?r&_yg9VswSJwQWZ}55kWuW0By&a1av@x;{U!k_m5x9shNaKVIyIz
zfi0*LX<XLElP0*^Xw7!f?FdbqUtQNlT9=I_CCwBpc&CG_tJ3gDPUBE>J_U8gQps(C
zcDk{0&un)!H?p#mqd55%Z0#y56!=ZS!=vpev&d!$#H}!8ZTI)UY0J2Za<+m7jS`z}
zd)3>1Uospuc6Vkq`Rb*4pXrr2_X{OTMZ(d`cZY73nMxnyHl$ocw|pOCj8c7CAr-90
zHzE#-F9Ubsz0ah-@TN3`RBnVSQU@ZQJaLEH+e_aIirV;}hFSm7>=H0dR2AU@2$vW>
zWP3W0*{}SuxFiY#(4~z9TzQqCc4bO^j0>s!IjQ{Z#2dq}f4c+zu<LxfRnmg<rrZnE
zqvhIXN-v@EA0WBS`MA2v5$(9M4_yj@hMLdOg1&tjX+01`f5IumWZ|`u`P+!RwIN<)
zI9_y4!x3$L*@j1NcbJPbz%ct{eERzo;=zr1(3F>i&09I>@C>Qdzum54)6kS;cA9i<
z%l;eyv)C<qEoXDN@+2zb{`eu=$?4(!`}fiCdIg^N-|Igy_Xm`fS`vTH9qEy)@lJ5d
zcOdF*p~?>tslRw9uP2;ONx)s&O%~q9m~YA`cN0)|EUj;PW}U=lomDiVTA?qh-40PN
zTtBYNa9$WWyZs|puW0$UkS#*cj@LjztE{e&!;m(d*hYq}XxmqPu4F?x4aZqMC1uy`
z)9{Wp@>LW(DJmsflA!}&=4(&IOsvTBU8<0#qt@l%|GFbBGC~J%S`O-~|K$nilSoiR
zxrdlR#PVPQQ0@ofpOTgDP#!M=YnhS^vr|rTkQTE7hO6zyt{w&pK74+fV#NM#?+xJW
z4Y<N-|J0f&&YcNLr!)9|qd8e|a{7uH^%K;>gFnx->d7Yk@c0quwr2Q9P7!y*lhdMD
zv{Di!dnt&Dc#*%Sr!ymIG{~k`SM9wucM0qe&6NPM@_*N_0{&m>#|XgRR7rLP?FJN!
z6M>1HtdWx<QXa=Xh{zMLu8(pdx7}O*4d`$u20W9>7rrOfwq=XbtHNpg;`!rnD7sBo
z4r41a80m1haC-CqWFEwe+PV9L8Fr8MuPaPN=@-p1-(KM%ni70o=niiQYG*W*k#bL+
zOtw*zK|$@wh|b{~p0^b@DG$QMN9o4dEr2=u@+W@D?OM^L`Xwx1!PHkkP8A_cuRmgO
z4FN{Z`zAk3Jy4~hX9Ve%P5DPJoCqWTQ}t8JMIOxp^)i!v(Lyg6es}eX1-r$zsrpyh
zk2nHdv=#1n73ICyG188PM=RcA8lpM#<Lc$jxaHi$#s$2&kq~aXhhpV<tOrb+MNNYZ
zwlo@7mjDFU8rd^2(dw(Gb=c!BfxjGAU*zRY8;M+uN4s+WQzNkns|WfoE#=Cu6GGEF
zB&0&~<H8f`bK_vdv2}x~ZDDBBZEYbYw*WtCkBg=s{P2^TqAW8;d5D{9^e|UW5T~Tb
zm3%c$2ZVjIe+7J_Pa@ooi`n=-slojX_J6Fgu<xkj|7D4jiP@q24<Cu$@gqyc!g|5y
z|HnNyBHw-t7w@vU)OY$K<0^l0MaQLi*NKR7^}XBFSqE>^Az^=)S<pC@n$qIT?h(`r
z{Er;`qS>8<zw(s>y@1?HhR+cPo-F;@E(X&j6k~t4nFAZlf!$u01CO5i)y&r$P+7-#
zvdf!;nvONPbKr)Wg*(GtBUTqSgs0?SX_QqfqbK)o9>fhuwYlD#bD`_mn~Rmggk4Gv
zk6aEe_DQyxN8QQ9N5g2tVfz2$Me(H$dw?@FTQCF1`<j9$sA@Nhd;OTu&ddO@-F_1M
z9ld@iXKI;E))!6as$a4Z1y#RTxk7yH!*g5*m9@r`!ahX0Y-+1+fvD+i19P<aOIgrM
z3fN%-(}r$fJvXpt$9L7F3ZqAIgr&7?=q09kt0^d8lPgg%?G=wD8?u$+w?`sS^l&c0
zzP&i>RGEhD)Br%kR^>PN3)+Q~^>i*2Yo$PA%P${ffYO3t`^?a7)D~<_>}lsySK-6B
z0c1azmg*;E-OcDQShygBXBWZJ!nb8T=GXrWg@|J2K*Y4lV)!;F_@J0j!<~EAjR8zD
z!UqqgqtvL!4^f~?`?_?pW&Fog$*_Tw6U#~oJSwl5d?PAMVSi04H&Ro1i4$5H91cyj
z7*xE}n9#d0d7E$Wj->Qg@gJ)5iaI|`rLB8~d*Az!O%@ppLDAs)rN6Fz{^w08k8NgH
zxJyTe>_BS-{oRTQWI`Mhve5vkDzHjABE*;E8ES4U*T1QrwP;Rr^$f0jGoD?N+<r1#
z-`u+f0-0XG9q>=He|+S!){_ZF08w*HRm_b`&b+D#R}KHTW&1?Ns`qm(<&Bi9w{M%2
z3^K7Sk4g=dtH(yX_}dcGQb6hK{y0P306FHjtCNF$>)_V&_mu2)a1^`$)h*;A?Q7}j
z0Zuz7Y=e#N&b`p`#zwTb)s3!mQ8!bbs?S*3zH|p*pt;YL_!5g~xhLu$3B<U(Ud#SM
zYCvR&+x?^%#=3C9%w;&M2GlDPX0LcE-fy24UJ=SfUw&u$CO;C89<n;7;XI{yzOhBn
zLeo5e&LF(0AI3dAz(4Y2{bNj5E43jM4CLOSG~7)J7x2LmY2M2wEwC~EJRrNo;g>Mu
z5w}^u;diAjJr#%4<bggIEi5cOwGI}$TRVTpmA=}5B?8+sAQtFEym)c|GtV~jGlXZI
z$)%?-c3Lxp2^*f8H})lTzk13kU=cO|N^&ZFzuUuD;w`Y{B{&eIBcNrpj_WA&1`rkK
zxY{3UC=4~NrDxu(y@yVbHv+zk_;8f<3mbl5$qgM^S=}{T^nk>K;eKbKEB-i?HN7h@
zN_8~ugaJzPu$5N;N{FQmA!lX#F=bg})#)UgKN#i+>)5C;749UvIe9y?5--v2iSTXN
zIC(vm7yVquErk!Hnu@L~k%62k+<g9SVUD>eVE^t-SY53+Se15%1?)acSYFdLpK|6+
zquE0#yUxs*y#~mfyD2NcKCluKHd$m~1tLS5XMWYB(PKdxrZP;4oo3!?%-PCl2e#Nn
z7xtsUNj6nJC9zlJv}Z*ttu{S?pZ^5Nl?d+4!!LZml^vUtD8^G#C&KbSjhnJVmd3P9
zuSCo-Z3yjWeyO|i*QIB>QPS0D-bu)-L@zM?&V)99K#6nr?(zFTb4xiY_X#MwcUi(o
zPrvf$@q?UC1b-&1T?=`UyB|!&wId(czsK)-9&`Ji(U(tHlMs-dE3NIMUYpzI-O&pB
zac7G;VFP#yr?yp6OqlavaWhg_55qLuvP>X}Sm+DTab6v9^ULn{RnIn7caH1&y?6iY
z8`ZCQR9)MGC#)H_Pu7#3y1f?PMnu^9qyhWHh~1+T*e2PYN}pM+Ci+cE5VuFCvxda@
zd->+Z(Dio~w{(f8<i3QY9R-(@(Nl1Geyc(+zUt3fM2@^T`B|@y+`R|VnkU;1W7?eu
z8tag&c-_ji!TwV%^4>G8yK6tKp))6EJuqWq7Bw<piqwt~zuC3U&;P3244I(#ki@2S
zka$H;>^rnuM{bT3r!fmMuM3Xzd80*InCLt<aGh_H?d4prRqiaV==e8emq&vu`!|h+
z4&cqFq%MV(_l*~TZrh2SK2O-dh=rxtukHhZt@O2kK;Mpj_VRpT>Y}63Q@fRt|8@hp
z;i0<LCnudA<p`t4s<BQb<rZ4cCi}VC&hs_<(PQN7-eOL_1s@Mr!p!Q)&W+K&WASNL
zbrr#nl|orC+E{d36yK}2%5cC^|31}&VPS6U{Mh7-T*i2u$(?}B5{k|m`3f>GMZuE1
z{tiI~#;Lo@!TMVGqyY+kd+e`OmaB@q9z{+HpWWk*O3zIYzGv=P_$#01=He)1x#1sK
zKU_c`Jr2AU?iiIU>UL~druU<{nzo7cPU!tPOj$>xhjzIusS^#~n_T;Is4sKb-C9y{
z05D#)C;c0X-=aYmLj7d!A!KeP9O_w;>%Ta`QW&3=>+o^bxjFcES^E;EBX-|It?tGh
zf3zO+ZC#rlokt5g0Zp|d`eP1hFEfp&@?JN4OqHFS$pW7EjGQfgutmV#9Q+i;n4JL-
zpMX%TJI=g;cmQvnPub><LAJStA4F@!$ATJ}EVpK1C*2f&{ZVWKQ)SF+8C`-lG0Mmt
zgYN+@*hWDA??3#Sgnw*!;NJ(QFLQ*(j^Psgti^Zx)hwY#D`#9<+D`^i|B4!!1fgTU
zci_Mn;B$H3ob2z<4g9;-nY`H3gCglNVT4iUx#8BUN{ztd6(1cwZceFpZMv2?thkHG
z_<jKGZtYv|20eA^Eq{d!2m3Gd9OF}p9q1j)&*cjyxMlAcj6T^I;q76$+R6C|ZDb#$
zXppN|Ebc3F^&WbkOAGgvb*5u-Wd^wVIP5q~vvXMRl+4bdbk(MI^c{61<=d@~)q5$I
zsENo+#N~f$M}Fp$A7v`_*?^Vg%I(jMxAv^BZ^faMzwusTbn4vh4H^?xkW3YLEY>3Y
zjQAgOt?zwcHASSw-K-ciVWmxj(f{mtw$IeGil7*FBZ{n+lv-b$ylcm0A&;Lw>D&jU
z>4cpD<h_R%hh}%)WLYgej^vG5Q4_ey9uW;lLx=o4E@k6G$-e~!?0-@gguR>m8LIjv
zF{^9r{b<vvk4p*iOZD(}+$?DDEqyJ7G19Cx&VC-ba1Klu!3KV<OHV3Y^P^YgNCuo6
zYkMbp39{D%t35aOYJni)Ww21u9hLLd{cQh*R9myc0uw(NFaq2f{5>w0X!zsEW8j`k
z^f2^soLvrueHvpCXYgC7X|-@9k(N$e@W9$pL>sFun+HW_2bD3!L`&AJKg`Uvqpir@
zs{<A9j6VqT_siq$w7+biH-8&RP!q(WK&-w-9EC+V2mFFI*Z-5ei9d5{#y{auVJR$F
zw(V*+HsKBjnQB1@9<(~+FYP7=wONTG*ZLCr$d$>ajCJ60Vk_cIaYY!IfI%#na40CM
z$GDJcv#HZDHvpiq#Ry|{9}{1R82da9t!1WH_4j10;Vw<*>OqywiQslM<L2pbzn!vk
z2+}F-S^pRLQ=>rV<|bVsmPoeUm)*Je@GgbEXRh2tDSs5Syo&ag#-C(;Hayk?SgHv-
zxD2i4aLk*=z0eg{)fUgW9DOb6U;SbJ6BXh<uVpm;e?^24|7qu3F_F&<n;ibvIzg}T
zj}^pcwV=jz6LuCIvBGr#$K<5Hm+{*k%u6E_lHksv)w6jCnVQo2p@6qb)%j+%#Zw?1
zsHG`%!$aIZvF{Q*)_r+U-db`D)@DaNRGhOL0Y`7eCUR@v0GSUp_MZ%kt1Cc5oT)~|
z)e{(#R;TTX8;CN<m2BZxM)KFlc(7YEPE<WlteZ^h8#I;YQ6Q~R@oOhD)P0F(u0#7U
ziDy|5KT>BqyCSXzNj;?UnNB;F&K)j~`nkg;Y_p>@ezP1_S?0PbYdbbe*nO;>pDWk&
zh5vF?Njd7xE|L;l|8xSU)sbvycrDw(90d8$+FAi&_q%QJ^ej~sCv1A^Q`r#(ZGdLH
z$8jbZfzq9wA9C|F;U7CNg)7>2v}Wlo#pH9Y<8!HvP+&nCqgn57%w_+HY;OM}vgvhy
zWxNR}Z&`irJJj&DUQpm1@NeQ$)8>C0lf$|vSN)f(w6k}o{5nLleaQV8wU7-~7*!mu
z*SZJWn@8}g%rbv3t6rF|QvWIvs7hU8S?(t^VuDIWZH1-V*7^J1EQIOC-`I+fVYV%x
zwZK*&gWSn`F{F@4%}V&wm8j0o<rVw+TfCqv?9JW7bI!ufFbS>wOI`>D_1kCtFwye$
zBDToPj*tX}3;QP1vH&Tw-V^>!&Ce^5)0wrO6n}j16D6X=dwNRdaH~Bzz%L@BM!E<u
z7fy!WuN*w#dL5ui8s*;lSZ7{-U^LU#g*nMiyM0VDafUkYRqXz%GUniMPYnXRkzy`E
zv=Vdqim{9UwyNQJ2TMWSk+9Qq&7<At$_6dvmo_xz<c*y&tMS9bqiJMDQBj?dzNz0e
zO?yXNyLKth{J$OAg1K=6m4|g8jO>|zXo^4ZlF}mt1(_vdrnBFzviB+>&wx$zX;bji
z6j-GpAMgan;y@z2RV~_dNN~8KJHFm@aKw7FCrA26Bd(E**JfhkU7z;itE1rZDa+5S
zipu@N+l59>cMrAlvm9+aHwHn;nJPy;aV{gdn1WY$`L(J!&1(0%gkldavh?7BlThua
zv!4awG#E-SYzf6<jUlv|=*Sj`uSis=cJ1==bI6j=M}#~-iYtV|iz^O)pOhyQudVlb
z8$fndhtB7-^%>9VS~BAEu`KZ*^81b;fy~JnPrxqB824u%9d?RdwNTdw0bZHUiQ&)K
z+P$KO+`XPkmL3CZ#?E?1n@m%0>GakHnU~DZ34Z#Fdrd@Uf@!R|6Lz98J_4v^)vTe)
z)w-(m3ObMs1PA3xLwMQN?b2L15J=qjVuMpYY#dJsQlk;tc2@2@b`bN3yg=ln_1G@V
z3F)^ZB7v#A&&T|hGx9}2HEc6YnO{9&WNJ^)j2=FtZD^B6V#q|XCMmC>JF8RXZ1lL2
z$^uLW@zl>7D-?&GN><y@$8Lm3;QDd_hg+E%--^r-!(QU9AOQEzB6cet%I_<L70_R&
z=)fr!$G!R<hOo??61u|cfT|7wwm?9L=NWpT2O61Z7w?p(-Q_AohPP@j@}Y3vxb-MV
zsBS1eGgRH6p7AnZI%$_+nv?R+S^n((y~bceyf?J~sM}&QG|QhhNe>O}CXhB+=b1P-
z>qN_((~o<dGf6i%<0Kqjv^Lo{>m-=w9JY6yzd`Eei3rp7<r(R}$1a^fBN6#d^TZLy
zqca=Gf(;e|+B<;%TAVFLXI?zE`WPZw@GkoTGA&LlL1PIp5}}QMq@t<H8Q+%S7krCd
zZK2_ASdda&e~Wvq5$m@1j?PMv<}4rJyA2$r5BZ@I&gb>r%YC~y<QBM)Oqqx^-vB9i
z97IX7Mo-RoB;*3Q{G0`gj=nw*Dit0zQ%Fo*?EgOUCKYb!xhI8i(Olf*aWdhfSwo}D
z3jR1ZTB;z@x65OGnJFj8EqEJ{UKJdX|Hyr93Oye0m*=p~zWW0JfiC|88sHa$p1Uso
zBGzogweb}44E?IHa?uJA*nhFHIWgoANIxCL`f+w*-+=BRY^3w})zl;Qz|-9{>5u1*
z&;WkHm|mRo7poJv++c+_h6YdChFFsrmftSH)3{m*Qy`+aj;frfT2GL#ZoARYtP{He
zB82;&giCt-&q~yJmi;4K3{#Dbe`SsQI<Di88*22vEbe(azd0Ixz5utyBByYjs%{Qm
zX&`9uHKsKp?AtacYK1dI3yU@LX(Wo=@C49ob6%Q}Hw!ZU0w-Iitl(-3B6+*DQLP)@
z`8q<4GDm<4HlofG9&gVRwnq&=Q%<<KsDGw}F1@zu&(|?TD*a4}rKDJ0U`&T`d`xdH
z2DxKejCEkRh=^rL*0rczCk)lPkcnF`1bHSul!cJFYo9&NrTRDN<6(0|un)_2%Ter$
zCCAZ}#||p1|ISm<yf%7gLm45`oxU!-cVWHj-D|pd#*!CrpqY!+o5UuGm>S%-y+nEg
z*;rHdO71tZ9As9u1aLioSP}7Kn$wt;?o(42FRD}YNrr%N;u42fc8U9nbV8Yj;zj|7
z7Z6$FiyJ&C$JgQt{c0=M0e`Wst)tQ@f1Uw^42TD##BgM{V`T%k*!k+S;s!`aaYJxu
z-pQ2|7NVgfKrl@pkAYwxGSUml)P){5#f_TYd1M>0b-h}p!WVnHtd`Tl4XaOWjs@{!
zJgbXLKV0(;kK1Jm&jPD3fTBODA#R82F%2|&sxxIaB}=29&W)PB3P)#=;($vQt!Y3+
z$mR7wXa(<;+FiS!%mROTf<m{NS3)_EtNhYPegWAMx+Ns;)Xz`TC=#6r_%FO1_ykq%
z4Eh;Xz83lFD(<zqa*6=I@WcB~)k}gomyV85^C<N6ZKrpgNi{4luEtZ`i?wtTexa!N
zu5i6gNT}}XY?rdC(X5fnkeU}J*QbH`3-5@K{YyXV!lD;(ZxIg{v;2!$`C?WRv;48C
ziDm+#l7R&&%?)*Y*7)*Ie@$TFmKh+)*o=ve8P&b21(GT-`VTuQFf1DgJr+U?z4B>-
z72T;TFfR3G3jgg;&Rqs;d?^<o9J0x|Q2%c*Js!VL!($LLhrN(X-*os+27S2l5~2X`
zugylHeEgDclkgu;b@l&1SMhIa+wU&hFA_JYkdbZUk!h8<sb)zo{35nsxsK(Zqxq*b
zEV9)9^ODy{Gbgs(VDy_lgr?!t7Mzl|9vL5G|4;2&YiYZY%!2T=Bi^@#cYQT4>szIM
zWzxEub&Cy^g;Y*euZt^WE$u&O^Lz4rOas2<lI~{?gG_3KLIVp;p?d5p2-F0KdAvPy
zv{oGh*1+Mg14}YlaH?g_Sja+Eov*r`>v!l|t<6pN#hco%>9A)oXNIO57VwKs=^D+-
z+o(J_RZODcRTcYYXR3b(>%2(No8%mGRF|XKs1Y#Co2%_0)SZE7Xpz5pvd)VE$Wlpe
zH>2lt_aAYD)G2RKpfI3hjsdgVKB?m!uQxrD%NzwWY)j%GMKH96pDg7M=|pVsvwPTn
z!9QyqsM1dr71%MNInp7RObyEPXUg=)g^pU7DgDr8HVaq0F^L}kJbSnllZ&ezWm@qx
zUTj2VaCx-P$i&~);dK%Y)jp>RRvT%{uq|Nt{SgWta$SF~PYx|;ako0=Q?le`(r$B=
z>2X^TK$%o?O$Y^Yp;RZUy5b;r8&RY30o~iG^!&Mj|M*(GK(|;Z)tOPDu-l$^*^%kI
z-$QYmas7$w$P^@ckh?W;HQJp#@UjcGN#WD05jm;Y=w{9F0|EbA(-PnVm*QW0Mb8IB
zxm=2g!A(klN~-Vni!8Y;*)AuhZxw1fEG%t}4&j8GE1Sf^Mz{HUhogf!d8q+jkPbJB
zZEf9CQ_C^Ld$FYJrj2ObtfG3f#KmUNx}d=IAjUyXr|edzH)nB#HM}ezGddtsVui$9
z`?vduDbr?kGt145iu|l-s;@;Pu;!pQf$l<u4X=O?v+C3r=+ldM{H04yX_FI;lEPNO
zfS=wYRWIm>hOaXrK48S7kTXS?Bb}lg$g<4mluf<QQ^VGu9C~p!aiKMl_ALg@H9I>x
zR=13MiNqYe>N9=Pw_oCG<wk3Ie#jiEsuR<4(I(D1Ivw_%hVBb$&!b1N^zFy-Pb%ea
zym!qNP075dXV5eJQ^Cy&5WMw$Uly9Q@iq99;^AiXQKH}G=9tgCa#J%HA5&0q(Cs=!
zkexwO^|<gEea@8{x<hlc={CVP94etapqoK(Obfe_5uEZCj$dxibys$3&z@IhVuGe_
zH%UEc_2=8RyE*Sj$e4T)GgF*!pAdIAVY!%_-XakwsC_UW<SKU~6NxIp#;m?6%J1^F
zL)HQg^V>_@+6rXuW4m^zPX7|G9aUWy;&4NRxWI!|UNqViWmlA3Ymj_ikVO62P~?5^
z=v5wQ^jCQ?{euG|<$Mnki|yW5u3iM}sJLk)RNP7jJF}Bc(ggz8+XGE*F(wTr`n11U
z`Iw-;UlLy3xi!3F;}+ewY$5$@>Zs{tLVcSXgGre<dvkkct3FHREO(5ZnZ8uJKI+BW
z+E@YC`_Z}ubAd%w5bwIPw&2L6vi(d#DQY@q0qcj`sk{`xt@*q!b2r)g)zelDW`LOP
zgENR$t!TqNMS+nnQt*lNB2}JD-@!BGc`0n8N+(wo{T_rM?81?W8F_jctM*2+X<A&J
zg-G3wD6H>WqGB@|HQ;hRSh45ymdks&M-un_UogdC?1}B+y9+y6*N#MESj_s~;2?V>
z*`E;Hjt=hgVIH$(rrRsK+^+Lo$CL<kN_d~0xHhDcep8`aWp=k`4|E>&sLz$1E0)b`
zzw-Y*?$c%b?bEYiCm9zM*5o_Z6g*aTy~?AYaGACymVPzu!k-AbLepA(2Jnt$%hO0v
zpMlB$eApavWa7&X`IFxt@@i9m&2=eERQ00ny-2$eZ-0>;!Z)}pyWCI=`*_{@7}XZ&
zpn1Ju>*}id2CD$gGh3#F*Q>?2Vil=7E0s4DPlap3*!y`<yghr4p5$)ywXl-5>qm~0
z!gH|X^@R1=^IQI0Wy_gvV9-w2A<lcxqQ2DD-|?=F+Gll!L9A&$SsY=@ZE-ru;3vc-
z;~=4jW8Gzg#}D`z@&WR;<1v0IHp@!~Z94pfgUWxu{zOqMl%@Z%4D$EvFA;vvRC!dV
zNIhbC4KnmoV3|b46Uw{C@}HFJ0xz;0O=UvLO~n@p6pTIx8sCb)+}GTDR6`Dx+crP^
zJ9SrWZJ6aX6u8tv{v2y;b2=5K>~ie|)tny&M)~#Wj>0k3EqX({O*7!}F0XK>31Xim
zjv0xa;Q_2+=KL!guL+wmlIo{8)CjeryT!flD8mtfqjsD)6cer^A+P<_38Md#yj+Ly
zT=QbdHVuR)Ll=#NRow~yL5cI5kpIbL2uw-fbL*jOCkpf^C=5XPUMV%dQydbGE|~X`
zEVHciy)95$<MnoT`K&x(9)>4km|9kv<Ga-4l{6^Ar=V*($Pr$t<KPkj$#2Eqhr6b#
zt^k}bO0*;PF`9?oUWjY2m}G15I0z!$Lik)pLPG&OZEQJ9?5Id$LjV9DsEMmSVl@1B
z?eXP40nymI#lA=UjX!idYb<C+J4G}Q#?>v?Y0d>d*kcq^9@>5W@%hQvzcs&D@#7dZ
zljXDWuGNpR)5gG;DDy~xgUOKto66cE6?X=+iT!m8zH^PB$AK;q1h)Z0DNL4%U3{Ng
zm!5g1tLd){njA+_Huemq{|?n94qoOw)v!}d3%Tl;-z5&fTo)S>(VXLfj}opiJBW!R
z)@P<&L<6n=<?zSD6gNM;Ke?^l5D|HGWr&E6K)h=XvDhgc5*>waFc}5>%!+H|8&w*#
z6d6^LwiF&!LeM2YpxcWP9u-ziDaNgM+AbqoZQrg-eeq@H-iAs_b)lV2(N?}~fZlhl
zL@0fBy+gX3Tc&1pL3roq$-kAokW7zf_A8D`c|(p&eE3US<!4jQ!>SR9+Yg;dzY@&l
z&m6!0=eg!k4S8fbdM)O<HHJECAjHrQjaZ`fb})&dl0rIBZJj70c>>Glmvrp=x^A7T
zdEtz?1T<LTt02`HcC>Ap$T6lz~rXnD)eQ{wH8rAOPrpeNs9n)LDq}D`)QR@HYSx
zX9t>zKs6lGL)Y@IciHQGHS7m>6bC>1ZZ{I2Ax4mUt_#Ka7DxJ9H4}8V^F;RXmmCgc
zZqvfC3;jhD-t^kx61{EoYJz}popB^0$_yeX8j;ofE+2ZR!jD+K8?20btZBG$R~yr)
z_&Cb(72j8O0jV~l@k38I^;^GKhMjopioh7d!JfAZ|I@v$=jg9QCxw<mBp>+>GwJc$
zDl2y(`Xvg4fT5NYGj>dCsq7!5=P6tBhQ$k{%LX3A#2~p~MdH0Rg@$}GMHj?^YgcUh
zNM~SOnr1E(9#`he>9}R_PtP-^cgd9ED9iZ)fB)D|o<CNDMc=QT-|VikMA41?ww&od
zLD!vzj9L)IyKx;p1v|X672Y9#^{4-3E?{i9MUN#<f9L}j@pO~U8*TghR~Z%~aKdid
zz|#$qixd$qqqbq-A{@hOb2@xrdmr_s&*dXg(BtU}OmR#ga_sH5A#Nk`Dmc+_d}dp)
zu$DOJp(w(Av=TS?D?HsyyXz*w&4|9XNyQd{w(VcSPUCS(Z0MX-&xh?`Jh;#;(_U@+
z-2CKlwb6R1;`>j26g|W_=B-fV+2R5rio@$0={*a<Gg2#EQpYOp#q}MFs6;Z6&N({$
zYn4n?GsB#|p&S0Dz99^XC}96Y-;msq_RN=m>d(5e_y)*HeTua-!8Zd}YBBpJ*fvWi
zp2u(&qT|4lxcPJrv0^g}N*7i!jEAf+F=H2reAr<OO2OcBsCw$8K6Ql-ryS}evJk}?
zxbkZFm#c8GH2+&R*rX!=59VV&%mB2LFk?@$MW1O>lFEVKrBgifDOJ_}_cwkOJba$#
z({<m5FvtWU1&#sOw(A%V&w;rxRCCYl*`Z{WkJRb9y5r=81S6%3;krV;MOtaKp2;Wu
zV@$y)C3%-B3?lP_Wc@UUD!uLe`mj+cajQ|VZ>XG_`GSQVI0m**ES8Ibk=6Rb-rk|t
zYMPoOl7s0>8ZI*mz)@bwX>?3_`2}KdC9sn8JtF)`if?0+{-kAAvA7eprw|UxsBfOb
z@$nPx9go^P{KOaPa+lCWt7JeHE-D=&A7w%s$biyC%9Z%f4t@r}V$iI|1B;y*@76W^
zh<aE-JN)M~K;227CZTk-aX!r&dp>FRo}?%W-1A@?$A#~L+NIsx;!w&F$ymh|tT4=K
z7ylcoApn{N5@vQ?GkKXt?Uor7%O#hPH&^?b1yKj-!pN7aQgsbhVzy3&;1q6Ui-^<f
znq(t71(*5nmAsE{@brYsez|=oJoG~)6STR^_Enqgm}$)19-9yz7YV6~b_B`un6@}P
zNc0{&{q;DIA&CjgS3l*Pzt$db-(GM~V=OO+imkur%)?1yAQtGzRfRGNda&4?vfhkk
zDmS7qy3cJ_@^0^AV*{gXcTYZg;|B*D^>pb%Cs8)5B9kUnCTxdzbcZkx$N4&aM9lr7
z>QE+7st2ZsVvOzBl=riShDz)1@|M5m_$E$8@l)3Niis_`B)oSd<<`*3aW>ejoOO#s
zAwtK5LZx5Ch7q)r8z|m-rT4O@H&3^^H+w^TxLDinBDp^0s{<FN%Cs`osujDjx9_C}
zJ5R6kGq@N*gVk9Rl;^Fdpmq^Pon2t5I7h3|`YgpzLHF4odW3S@?dCpHPvI`LBCg#M
z-%bFh7<`=BH8;`V0`Dk3BgK_k%a9u;{Gpm0RXL4HDot?@cex|l3<*bI2NmUU`k418
zKc?cZ@;+=8{I!S4eAYz--0*J<<&&xdDOw(4M$tSKGfmT!I-*+lDqJFW?Xf3ZL=$Rc
zR-x8u&)*qirnzN?WR7+eyV*v-)|zD;PE@XYLFlU3QH*6YE{h6>ur=wNlm~Nv9*i?=
z?i5aO6!4X7+wnQS>1R-Rqmu#btrKM2LkvPk`PUlV7YI4URhhh%Gi7i?Ot0}{eMMT)
z2T?1>Im#Ik=17Q<P7-N=rFqU+VnO9ya8<7Uap)3TXBe<1S~4Vwnp&i%)Yu}IgF~b-
z^5hROY6h<=Kam>sm)4q`?jU*a7*%APE__m@wE};tC5~zqIiP?M?Cr?%Ez6W%TAJ5#
z>-1JW?ylpuhC43IV4Ll|Lzt`t-PQ(jP<hi0?WnF)2j$o0LW(qNX|6!}KJe81bjsio
z#lp-|;~*?F;EueSRge5YWoX(1W9eeKH8)Cy7`+*zA<J>nRon_5hY1Tq5&mkWPvjkU
z(&Vd7Ek9MQEz88tdaT)tG!x-BDVM_xW47TL_md26M%fMjD=l^2%5cxepyID~Y60xQ
zQg|>3q_XS7uKw|9->z|Xg#8pyB`0<SQTIcP)>oJv{;dc!-r*hdIHZ;4vs9@a$#0-M
z5j0wLwiH&4xdkbwo(<o@SZZADJ^~W|RseB>0zCkn-C&tNC9drFT#`~kP|s>ATD2CD
zDjV1&5o+f!gMIT>-(Y=8xJ^USnj#g_zO;l+hQCl6ve+*BH$_AmJlQ{Ae&wp*ZM#fx
zZjb=Oq>eqSD(lk5)k;dZVK)GEIeQPhaC)sgMzoan&JQ@7qwv0O7w#1d{C531sMeh&
z1I>A$uWE6F?K%=iQ8-bv7c_%RI{?=nA|PNNu4I=m|F}Kgwb1LJjp5-Wa5)CD^+$uX
zWTATz98(|G8o@>$?(W!Qh+MN<e=fj2*3sYOyNv%EfP+(_f|rQO%EJtYn3nn>Rt?V`
z<t7kkTVoJ(oEm(R;y!FV4Hk!Xc*B<&ecp2w$~Ao1U^6DxQ3_k*_%pOS#b-PTt`ZPz
zb<8ulHu$9j1^Wa_Gc?qh?pB#zTG@R>K_k`tP2|gN$7$qL03s}vpDO)?L1*$XtHo?A
z+npesos|;!`}C(BdXs@N`EM@6z=j-ub`6y3>#bC8o1S}zeD0Kys>N8pG5M0UG(4$=
zgaWKL!j^HzP-NzOgvI3pLQ}CL(T<lyWUXKd3AJ|Ruq#~u$oE;Ab}aZa7nsU2D=%}e
z;&j=}f!Y4=WAvT%l4F2%1!v<wO|inJ>7}I{5`qPSof%51Id8OwFx4vmjFmqE&s4C_
z)jmFQ(7xR>=$KuWO+POS?C|Qhbuy(HxCvStvm^9svYW6>z-3sxcaL+C&C)85<tb~y
zbOBSy!5wPN-e1o96j#^LgP6rRfu}O86L0qXFMSE0^{zfvn2$p{3Q-a>;|X=~M^Lo(
zrDSIY1M1ZTDahSpJUB>w!3bj<_o-Ez)Kp`6ijiTiYLL))ReJnSWLc)utYI_Z30lW?
z<>g&}M`Ckh4VYbHLYK2e2DGpf{kOKZ>=7oF#~i7DZGU)v%IP7f|D@|uP;s^{ZBsXX
zez3sv_h*tSDXJIX<QRB-`ypBy^d7*VMfv4#m_tlm{jy<6*!rd4o%fO<h(IvW6}Tap
z<tM_T@sA!#vjyzEcGhx1M;MAAySNO0x977AI=ye)JMip8Au4~X)(*7c?t7}GIbRI_
zrJBAS<{zY#gtkXvF+?zK;wukjfA{bLL*&m6!=CX+4a*PxGumm?Qr2!4wLQHg<&J2>
z2&J<!H(V{$B2!oKHL}3}BkUc6BzdB~(XnmY-m&f3v8^3@$F{j++qP}nwr$Vt|8wt+
zH=a-Lhpvv!sLJf9&aBRJ&JSi~r8%QQGrXe1kE&6T9#A15Xg(6w!%*6{V<3>sk<f;5
z7PmP=eoBqCj<0S$^PTfM0PzU%kB7JD*oR|W9r@Vv=)kqp8@E4LaK(C7doOy{a|ik%
zyuiY2B;#4z%$9<M-7xC}Te}+6pT%xpKL({Z1xD_-P%z_tFT+y(ug@4I;>5yACjoc3
zK`)-a1bOG8T!iD0uKaG8&=x%`{D7WnyC~lb`7Qp6<SuebU`evKdV#QD8Akgbz7;7J
zUm|~Iq+_CWXmoe6d#^$Dv+4$GV<6*#y)vg7hTK7hlITH*Vp47oy`2msyZS)rh-#j`
z<QKSH3_@V;{S6IcM?$9V(lX2={e7XU-EmWk6bhW)W6acx&-Uq4tM4Rn8#z1|Iz8lG
zvA}8N+I(p=O?zXB&LgQpEE(k6+9ih{T&s*!eQX<Ji1)CRE@P-p`%U&t@@q8hA1q`V
zcwH%zGFS!(L|>p6E>ak9T<$H}66oEN5lB2(o5^Cmx!Hw`lQ-8p*|(qX&L<MkGSu{s
z59~luzfMWh!%Q{xGuk(sauZBVqLAX{GIG5P6%wPReflXwaZmLpwox+>>hZ!IQWygm
zRM>tG-VV*6czcup0@oN-YYrA8kU;LXo6~Qbd8DPBF7zz~?*qlJ5hUm~I35OhT)mIi
z$JfiimC_tm{;b7~5g7lVA=^%Q%qfqIq<*f795y~-%4lCUxz&>ia>w+MssV^<ZUMfb
zu*O6=C9@I-P3A2L9El=#^HHI%``L;D>H9r$H&wLjw~3oh5BY<7Yu}Z6`xOA}ju=gb
zFep}fB4;m&Z|V0}uFrF5s3vMp(l_K~R=+^)JxJ?*qp|9@HoU!p?L)2(C%PIg)iJKH
zQH9<bN~>v~E*H~D@1{ISGt<}}`mO=D%WtJ3Yi!ks1LRL*J=y;HRTM+Q5lHK|a8NQj
z*KDwGzd7QRXc{1*Cev)Kk0RfadFn4j-=|GKx<+bbLedTB?=P(Ux{yDb!PD7&J;&05
z$+Ekb*Rr*4<$Ug=0bQ^54qh>TWeOON)VI&>-ekU=SZE!!dOiz4!BlP%xhYd}x?)EN
z`9bJ=XMQrywFG7B8cx)+&(($Fj_?nPj*c>Hua?V`4wXXC<~J&SVQkLKONQdJBl2u2
z)}fP%2KSv8#k-(nSBv#&aU<;s4$6ZdTQ<|uj$XNP8@KToUu$U^K0q19pa#`a1Xhb~
z5_e+4Bjp&ulPf9b;w|?q-JFj=3c^r`9l>4&_k5EmkZ{hfYCX#i0wX57M_>{VIYJmK
zWzqDFxXH1udF9t_XdG~*|2)o|iw$HO0n`)8(?8Z8d$aA&XS!e2Is16^C#g{?rMTQC
zR<Dy>nZHAnm+uiA{-{aTY-;w~Z7i)X>w%1qf1Kp3W9F=H?`eMR9x{mrMm_!dToV1t
zBs4<(1AMUfgwSb2;1-Eyg}6qejZmM}k{()Bi@vZFheE|q$gx5AOG+AmU;xsJjJV0)
zzy8=!NSE-QA0!^jTEuV-D{03fmr@oZ+|SZ?61F;XBb@%2ooD>wL6;M1jIF2oC5==S
zv>RWg*q>nRO`?I6gs2Gtp{77Y<_!>8GCS~^hgDbPKTC?ayF=g~oO;wbsQBna+vudT
zfmRE&WoPGRM`=Oqw_W|kA9LprC2v%Y5Yvnp%S4LsjDL`TbE`sgVdgb?$Az+G+`aC=
zr<evN_E?#9F*fYT&%Kh6UuRMd`A=MLji>7|9YFN-O_TrFY%|EF=g8ewq^6tu2UcZL
zG2bWN{#@$X1{d;(Ck@B<c(H;<ge&*H5i!<<Q?R}M=)HCUF+fayU%<ZM8HC3j576~z
zJeXi8Bl(rDq{;)waC|5z_fTj3XO1i({pwjl`C2C~$)N?7&8T=d3zkIFp1P8jt!GcO
zk_YqC+XA%A-x=Z~`=o7mFKv8X#K{W=EtWR=$jt$L{QK?|#Q&T!EaZ2MSZg*{oR<a3
z7HY65r&m-g#nY%Sh8BC;l?%neS|@5TgG+hVyxm6#BH_>Nzs%ruBW=>bKZW4JzlXgj
z6il2<wDhR6l0|P;#1%;%fTrskfaz65*$Za=97H^&Ip07yD{cQgt1ofCFJKqN?Z!oY
zJ*VvKEa&-uB-1;B7+xc?yIb+4ep;_6`!O5VU-7JQ5F@)8KHNo8*LMw2&C8QY_w7YY
zpE08L<$OLAI=<bNZuP%mk<Iu{k-xhpmsuqj+Fr2y+(Y*-OmZd|G0f$Z%25(mW=?kw
zAP;%mj_|7-OJEY7<3ARkvZ|mw={N2;N_82nh3-R3X9fAeHI@!Ln`h@IHj|j-JeI~z
z!KG#DFk@zHU^;r;Jw#20&kb_kc#l9^M96vHIX-PC4om7m-quAsO_Fu|BW62Jr6(C#
zEgcE9k2&PwlCXw9po<K)hqRn`622U!f3iHOL}^-qU)EU>8m>-t7VZc;MLPznD>o(o
zYdiv>Kv%g0<UWz-&k69Q5xEUc=zJI<MleFCzmZ<{MOnK@Y4qqe<zq3RLzrz<Vkg>+
zP`F$bz7pzW?2A>GytgArN<W2WiOC@M7KzqDYww4onYLcdq9_7WFwBiPM`F2RX@^|0
zI-Nz3Qmv2n;alDED6+II<0-edYW#((P-dwbL{v#2hA2g(dr!s-B~TEMR2~ekL|10Y
z1b-Y!9pTPb3l47_k?I&JEkBA8eKWL1UrD-sTDiyz`lKp7qwpB~X0+#AKL!8%O%`zJ
zsfsU|{GzHuk>tzC^?9-v?)rB3TIwBEKJRLYe%n<B{=Pea_qp16>#W;@Vai1kxjYH*
z8>^dFW!AsB9m!e*It~)hC1~bm-HDx{%I-2opq{r!!|mFB_H%hcoBXT<;};f}YswZA
zS4C5Y56hEQ_h2bhe;r6$$%(NmgFyeb&r9N+8C$`>q`V(43+d|2u`?FLb=RkHw@UgU
zWVkW+*_bLj*;t<u-@eG)ak<yCD*)<n{iUxP#OHqdX)2f|lH}Gv)Q<?9wPA-bx!V(#
z72uAVFO}u{VSPd~@d4`0lnXPj=W+GW*oj?0-UNykS>?|@eFe{MXIEQj@G;ewj<~#e
z+-rjXae&-1+t!EL<WtnGmqpXFB~5|!U082J(5DNwA@K;he@-{^cGXOCT){TduNQ_8
zd6v-wEmc~pBESxAoH$!jyhj9bFx-N8__Zp6>OhODY^O6D-mMw4nb5$a(rk&|(H}la
z<C`B~7o(~Ty7*4`=!;d}Z8{Zbwy%kDn=>_0-W68S6j6&8GzL$D^OO2S1&3UX(P-Q4
z@wDiJ2CaTc9;ItLB(0-jd$f{dzoysEG<$p%O#qi_+8vx!R+VU!orIF`r~5s8axcCs
zNQNzMFO_U>7U{<b1tYo5;G`5cF6}5GXx%&CMF=3*%U;^r`Kfa~xPkc~ngG_LjoLmd
z6QKUw{~0yq?2cqlUE=4eAiE^3Gp?f%&7{40@+THNg<N+1N^1=PHlfKafaHsMIAA|K
zR)J-jK<B?g8NMKe@g3Mvw~O2F`=(F~6IL#a&te0uF}2T#dz<X#s~1=Ezq%N3(L{Qe
zH$IAI>o-@kiS5>u^p{uveahH&WxJSG=qa_nn!47Tvb_K<_^=vV{<HzNZ`N)IH2o@}
znv?)DZM3Oyp)wszM$xkii^;_hx&Wkm;vpS4L<eTN%3t<N9qvQ9YxycX4r)dJVii2x
z!!w+d22sKwcDHUmb<2K1ug5FQYz`a~D(<wdSqnZT4Jf`YtQc?)aE;+Es&tFr)aP+a
ziFfk^|J;`ZgIem99kT_le8Zi9IN|}#dUm~rAv8k~$PFKujI-4c=%IFhz$RM9Fr-a=
zxf@U|r3Q``pDB#7;V<I~{ZX_3<vIC>TjkZMl=s}JRP^BlS}yc&^;zvUP>Dnuf(bwV
zcq}*mxV$TO;$PX&r(u1*aVM&~GX;-Dz)N_+A6#lEv1S}T)_8D`3hlamP4?1wF#p`s
zRAaPd{*wAQGFY8io)TWRRyzTWnKF<OGHNL{=BAl}@#etzJQKSay({WLX7R*i?;+yW
zUG=pyU~_G_WZCfk<dM3Z>)Zj?Boo)1*o(4-d<<X}q$e}nI@&Z9sbf6e6sx7}XaR!R
zbez8&5urue@d}1&>FVlIqxQjpQALI@tAmG|`wG?MUlg>=nT659rEu1`LlwK65me+0
z*Vf23Gm{~MyMxY#IuNDBSCJAiI=65F{Jdg_Q^PE7c<&f5{c+0G%nERvCBxwa_C5p=
zHT}W_4yl*L2nm%0c4e_<L9?8zLxxQ&xwq`vwRFf*)0Xk^_Tm-7_N$)8iEttdplX(s
z(7LYJeur1>KBxbPm+-uKjzO4Y(u1L^qhoo(B9Aqna(lAnNS*2x(?c|UFc`=5n7+L*
z0{fhXem(9=^P>~(Ez+0hoxZIQwY;uMbM_u4Z^x;6kRj`DiV^VQw04hvXec;9%+Yc_
zx0sQPMyga)g?H+ZKMgwsfdJcurQ?Lu`FcI=O}f=`g=Q>LlgT#xa_hZ=i!q~$FsrRv
zOR^ameSSa=w3Q1_2Kwu|0g1MSaewn_n#^~$E%dSgk9=zr<tda%ccKf<@x9XLcK#F~
z#dJQ!i&vqad-1!%{WeeQnIcee%5#ceNFV}JWNEGSes7l?VRp{T-_om$<+%oQr$a&F
z2aC_+P1>FC7TR#CT77$0_Vzf*2(ur@aL_PHNT8O)P)}o();;Lt#iR8D4)oJvSIolO
zuJf6*TvQx=5NG2_{J`FGqXUrof0d^8cNi%5^{-c8l<^v2eVsA#`|J&xfwCh+CX5JB
z?2PigLKL5)_2g%B)CHTPow55w_H8DSX&kZmJ1}=5EXE!5m$WA;a=_BkE!K`>S34dy
zx%<f|gx3Bi4!s|dto7C^NE>TW?E|WaNRGs3<)|euRIEQz^m500^XDKdZ`lc6SZKPi
zyoC7#WYD<hO`tSWOGB(mbS-J+yOE>t3M~S_-8=#2@{4-$(^pEI@$L?(L1Aaz05Juv
zXEb0Bv%{Y%YrfpSgiV1TZ#G2V>kf2nzmm=1H`xXyyJfNZ2hhO6QYBOGT#R;pw;YNW
zfc$vd-D>BUK-lJTJK5cGZ*7qQ$TNCEhd>Kd9FRcXKt*!9afs}2`YrL8-=FpKtgUdm
zmB7d<`wD*A`~P@5U2f_7$oDnN-BGMg^zrPG9U0`n>|9rU(GB+TK;GbWI^Is#x%TjS
zy2jQx++HJe8q*_(k@54{`EYY}KAxM&*4)+kxVX5*XC5TK$X{S$o~OR-qpq$F50%un
z-<Eox=VkS4YA^k^*=;Gx!!dk)w%q&>x^V#APWjIG<nO^}AeLK7apb&&6AyF`9Y1%b
zk?NQ}iY5Fh<qXe>F!t;OC;%k<t2R901H3cgVW33#F+XQ`8(=4S|ApsSfQRP@haO6R
z>fYwQ(#gzp!jT{(a(mWh=u4r8<<$^><P-0Z3j<R9k>_QNyhN<VRQA<_JMW~utJO9m
z`TLnJf1Er7k=;CbvTzrd6Trvn7ay4-Z%=8Hz9+X%%dr$b1~&Jv<bk<?Qf^&ty(iQQ
zn<&EOU#k9$ZNas~=0f_U+ou&jqlISt6SOpL$FG{a{IF$%Hsrh^d!i5eoJRTzMt&g+
z5wMFP|L`agyiwmN%7=Je&7u<ehkS2xOh$X6pCzddd%V%1i$eJE3j;!u@T>5Q4XY7<
zx%G`uMVL#o?kqha*rUyZO3n3Ow~=&GfZ;l9)<}=SJ;s{$dJh~SKo|7y$JXnOeozyi
z?%b^#S41F&Q4oIpH+=8Pgr@++S2|3mIpbImtVq9)W4=p%vGTYJ>W^M*pi_gEp@Eqo
z=a-qf^1BqzNIrZRH&8JQU+v=9OxtCn#=1o0!|#D3`k_xOHgQRyw(_UjQ9VqvyF6s@
znIcsOX2>UsIXq3r=6K*_F72^aPse738%5cOi2)bfIc}*>gvdj+3JSUn1I1YXXpc{W
z46@~Q?o|qG3uNnrs4-sXcw|jVA?Dt{C}aoMSzuh!p;qU7wY|Jyw|c%B(UG@$Qj!1M
z%@fg*xv?hAOie>Q+1Ym&bG++th$z!7*^>UJ&N&)(<9;tmFP8K_b<X4)XtjXLCmFs5
zj3@^!$d7#>*+e?&Jr<Mi(6p~|SqDr*0xE7M<#205Zy*{(>=lC3f@8sl(nZl|ki}n6
zBVx`Z$ghWa;Ed&DlbzcJ#|5Dv=_D(Pv_KZ`<%`(-i0^^ODltB=<K&8p;LfP++%!<w
z$yT>2SD?Hm+<LjrAbhfGq^jeb-FpQo{&1AiT2M+rM><?|8T{(1Kn?FtsxmVQ6PsRj
zx7=&TFrL0e^-OCIB$e>e+&`=&(RY-giW*vRj7(6$V`V(4;|3CjP9tU`HX{D#WOR}J
z2&le4`!7_|*EOjwS#oCVmvS$B?=3GM8}HvT?Bjh2Q?yD|Wh(^Pm0YijeW;M~5zyfL
zL=$U5x}>&7>L{^Rwi)D&Nr%}X{&2+U(*0ypXS-IpIzEq6Ke|<b3`VYDeX4REAqeQ9
ztb$1xjKEM2!pK4R3L#uUyn-Jd6`hz{aVpWC0%9~QEnBWcp&xQ9q*?yC_ORIoO}~x^
zM+OBB<{H{u*Img<DPebO78;GOYIT<bM38~uHLbZ08I+WQP!l3~>QQ0JgOq!3x80MR
zx4uWOrP!eG>r02Kl~H4Bm#`QNU21g%=;ilmzKUACj<}FtfR%;_RUgJ~JmW&{4Zz>}
zYqduhph$6<KW`BDHuVVsj^A!>7Lo<bkM%TLc1d#@>%VO#aJ%NLVqBHlu02^dBB|}P
zyt&I%Xc^s@=V-oFDatRq$}))w%eeSLs~JVq!B-e}#N>``;@fV%yb-!RCsgA8IrEX*
z$Su-5GLLoK`v?(eQKS$1Abo_lOqhK=`zW0<a{5c+x$J&p6OAQEEcIRzTO!gzZ@WPZ
zxnr3qpM*$k&r`*G3p*<gj6`tV3*Rr7w0AS~rRRPwCYR%tI~AB}AY){9S5_tLfyn93
z&#}Pj?|nI535_t$yl+sS>eRxw0gf7f*ZZ%$?h?LW(%V#I!Ckywd@5sM6K!BTaRP#%
z^m3r<@+phHRN!Y?VE6#H<X7|iwg}z^2zYGO$;@^|-T99{Doh=G18~Q(Gt63?ubAb<
z`T0DoXSKqA<BkC&VX1zBRr%Yt0T>6oRR23$<vG?HOWrH+g%^{{?2v)A!JGb={II7!
z_X_t_7!kPYkUt>;|K&gYX=Qvr;D@O$Ea)BIB?1jrCp7E>;2kv#(bWKBq>WC`xmP%}
zuKTd$)|sreZP()nubrC&WymNHKa)X@=Xn}0K4+sig`GCyxJSv6rTKc5=eXUJU2%O2
zV3h^-sBfD`X`LeDDNIc-=wC;P(K^8m^$b|`8;j!I*X?fyX(}KPr21<$8>90XZxWpf
zlcuDq>sOh%)Y;p~&RpJW%oxR-G8^?OaauRcErQR9A~17~GAUk{L#y5L^PCfb3cKs~
z9Mi4|K{#nIlr52INyR{Et<#c|X3NnbbG3|eYu&;YrMuJCNQD`~_Psf}S9fa>VNAX(
z^FnpFdT5k%KV>O%AFUIk+2Ijv2W$Jjdc0qTFwu6lzcXFO<@>mcMH|(WeB1n%&J}~1
zrU;m`_E&~<5`dohGVOc3$c63SvjoZpUh(rzRZ`G&;>~++<25Vol@<3mop_q;Y<n}R
zHg$1;U~8zT@)v%X6#~B@f+uxV=o1P~Wst<E|D%Gh(wbmUlF>PM$5R?-V8=jwoIB;B
z2Z8|tx5po}wE-Z4RN$*<1Vg0_H1S7|=9;;9(w4>vO<gW8E9BkX)!v2n2c}$kd?Zi{
zg)2C}N<;$fI>o_i&H_r_&(10^@?F_B9w;l<<<3L0YIwD?OpL&N5n84m?S9~xwF)Y)
zcE7U~4|Ck7rMKVK;$iAw6&)hcC~8xw3H%Yz`#*Elopg}CM@@{>fl|4u7Sjv&Km&qz
z=S^MRq!Bivz*%*Mx4rngVXk2u(%$Uwv$KC56xz<Htb6Z%!ZDqRL1TVmIgHksjYkJ;
z&V7?)zm(yznQjgmS<u<_r_^N{cwE*Pj08(zhVZKSRG2P=NgY<d+F0aU#bu{1jUKAl
z0Qbz8%?u99fK41~7+|7G&wl5Xx-o3G&8`Qi1xI(rsTWkin=WmNXYa!rSJwYQL($q2
zLsddPHdxL=pa5@r<XY{qW@A7^Hn;gT)<SO#RbgtyKo7BJ**#z)Gvd{BOuf34(#Lcv
zUh;S_)EN0rkcjQ4;&)+ymaD9k8YbusqvAut{<>qeC@N?3YXS<Ya50D=WDq>?-|vgy
zCge7_tLD#3@PD9xz1+9=UzlrP*^70WCQqvPtAe%*0Cfm4rt|OCgqMG(eHqj?d_?8}
zW3aAQmzgci-$5re9CR$MEtbhgDaib?KY$7)Qio}|XhY=X$L0%|1u+%2*UmdZ(}AS0
z`4XJE^Ix<ybn)qX*BQQsvv7b_JbB7ui&c`%H^x~y5}Af($Ks7=zqeA2PYrMV;zPJs
ziP~Bn%G>g~n9mOCHR_u&Y-grb%*`@QhZ+bX?0VHg{pL&12biAEA-0dhDtEDWW)s^^
zg%os5fNr?;6+m73hE%kyLK(V;M<NNunFcv|#mr>p)SBdtX*_IqVQRYeqT}WdVpgWI
zBrZ|R{wm+)7^GmTr2uUGANf6fjwhmi+9Yaq4DoGFNo7z^5a48mQS7#`zw@eMR4fpg
zY0WI7IynB(e?JG0?@-e{=v{0b41=DY*&Q7qXk8Z=)*LeF?~`MCkq7Kp`{#W|ldu=Y
zqtF{HD8yR1jVoZgvCpH>3;bG#lb4j-5`~SAq*u<1?7Kw6%v&QA@hlQ;=|W1BEUmA9
zsM?pY9<HIYlX;tg^s4S2+pVI7PMU{?i6DmBL8Nw8+AO)q%vI~^MB7Wz3>^+fLb)Wn
z`r^1<f&bArAfttWxgMUxd?vp;TTI7ZAw}@tlTy8~Mn<QNVL+eILTtC5vPv;y)%6Vx
zxB5ye1TM;VP%YM88yP$0*J|}e`5LF@g&7&^lp@fI9<j29CLdpZ3d@GQHZsY{j~NYp
zW;8Oe%@rqQ;;Y$f>`@v8m*8+&<B}Wdl%uF{N;v;g(}_xXjfDw#!X(9O$y<X{C6(wx
zDu*Zz2-y$#BZ9^)@dr5~m1J6S2{&529H&4E9%Y<RX{D62u!5*e;kc{y$v3xk73eDB
zb;RK(uj0<FS~^w{xjv;l8#_1aP4Bbgg#YZo<z|j4M1l8rB!MxMpYPm~nU|F~CT)4N
zy*szt-tN#I@+Y1!?*Xa4gxKJalyE|kqIY$&g$l{KDy|gB2>2%*5O_z$TXvcv%(16T
zDGA?*o4Fx#4f-ZTc}he%&vAj3iAq1Od{TXdLD)0(MV0FC)cQdlBn!cA`3yWkRLe5!
zjBT_XVUFn^V+yrpnuB|%)4n{&Py(gl!6LRF8jGp%SRDE~$^NP)kZ^Yi>h8$9DK^6X
z+7J=MFrofpbJW>D_iXcYUnmdzqY0g?1q?PxiGjhFo+<i#`h&l&T>TL;!VV-c&1qbY
zBRJO@2bB0$gPxQZ_a^3>mQHIp_*2KNx+&^=+aON{-7Uw$s~Lm1v(XItrWoPHc*m+!
z>4)>Cm>G6eQW?6s25<Fl)hPE4A6_jpuKyi&1fI<FCyyfo=`loKH|3$TEs+A;3DqZk
zc7}+8wxE8-@n~N{Vn;xsw3b(Jx{A1a*%*HVtEbx0??qq@nfzunEt;0J=aSC4Gi10i
zWO*Rix2W^juKyCnn=scz7_oWZD*mCgeXnqrZs0u-H)ncZlAs$F-X>9R%QKs*a3W~v
zMGDuL+Lz1LazIy^XC_66CNp%&ju?`%z?#QmQ77@=uZ>ThdoyPW>q^vNu3pKQk5cz<
z{Y-Wds<~7gOPnURBiq+Xo;z3m+gR0G@mY~Rptq*pegpkR76X1O7|tm4i4{+Vq#u9{
zQr;}*cm1-&iwUL)HhWX<ZtLSm;jD|+{1nu0l$fm`clydJ!ItL~w*hRujo@d+F_Ne6
zK4b0q8gJM<vgaH6<BRg`8_*PV2~*-UH7e^!U|m+UCp^dT<JzRArQ2u9Ng&_(ZGZ)i
z)}bXV)wB7yNvy0ZsE8gNX`TLxZUt=v?d-!fZ5%*vXCtHG{#5@8ZV6p9%_lS;KX8m<
zinNF$RnwI?yUY$Fi7gab{P!83<hPDJd7ehI%gMcUqR2u<WU=GPH5aG%wk1Jxe?m`1
z-p<#)H@|JOfKhqk_cN~lNt8qM<?V(uf~Lqx9Hq8+X(d~X&R9qis5V$#pGi=vt2B^^
z6qA$~a0r_^@_4B}sm^F}Ic5_<(I>yiha!bi<SidyV-5z1+FVfD^SY?3l@R0X$mDM+
zsk03ihrIo8Sld(7r8IA1gTDlkV|kmc+u5ZME{;l8K%w)vy>-fWyhH%62W7c1U7hy8
zfdace$JU|I+QLr0dPI%*4_>3PlyI={EKY3oLi@qD=Z}LhJGGj;iD@-n{cT6-;dl2T
zJ|~Eg&x6m{A^GdB1#x6a^0!?$RTQnt1A%pL@rgUeP+)w$A4gwpC{55dYby8y$MC(7
z&+ABumSC7>^9U%SI6QhFK42v#{s5iU)_Wl(6oVon@CFq@t`#y(%S}-;Egbd+f+A|}
zr{lSuA~(*vP+O>kzbR<zI1ZzizacgY<GVqD>NnjBS@EwT^%AY{KirBtTaKGyW|Tw}
zd$}~x-|PbHGS7vu<=4`}^FR&N`NE#Qom3-JyzpVi;t(m4e{Z9b5s)NW>++T=p`sMD
zN*KV7R~Mx2+PqSKjeA-l1nJ^)#YI=+Ckm}k7HPR#0rmri4ceF*JYiQSn-n`X_gfSK
zF$MPE0lrBfee!J2y`6yzy@-yzfIK&1f3-^<WCo!}oS`_=Z^H>7q~@oXjcuW>yHMid
zyZgeq^I0~GQWETgee4vhURJrhFXMP}H!l3y{Dsa+MLjGR6&M*6bo`^CM5`PToxfj5
zx|9AS!*8ZZ|G?!>Rt1aTz8zj`mNo>AV<t9|=^+)O^6h*AdeJVgFZI$O?ZfNUQ6MGb
z_8(;Z<U$wvcyB$vH`VzNzWU6I*9mC!c4ck@VPY6T&XY9WV<_=Dm3-kPWQz~nk=TEC
z;=jxyIUIwN{#ar?Zo4@<ab`lSNU|Xmv(#WdLXr+vlW6!)Mx4k8o{r7&-L?!t*&yH9
zc`*At)!Z?-tvYqKb}J&PLYyt6-5cLk-4XE)-vm$L-GST@-VS*E8cKQFG2r$Y0Jl(Q
z58>JzBpS|x$^UnNW5iKA-7(2-v5NZo!fG~F8`&U>#V%NO-H^^Sni8(+3*vouf<vWL
zHL)R~)@RSWaaBsglGSI<bTi9(slr{f^BgR|%Rfz&5Ntdf_@&00*2VI}o**JGzO2|w
zl{(cLrL<*U@k523(Dw9~nS^#)5<+7?>W@wxXTkpg?Q<xBtl61kX@o)~)BFzWC>Mx*
zE?u7YXrSiL$!HqG<Y$>Gx;al`-t}Z3?Of-l{us@%HJgctBnz-(kI_V*>$%l;4DZ%K
zo;GMI%O?1zog8c7eXP%~D=8L1z&!i$eJ{bUvQ3B}FO#LF0}tz{`$Lp7Suvw`ObD?O
zsyAjeR0Kctw^cJC_-5LP{M4jxq~|2zBiUV6W{*hTzIx;@;(Nt-{1N8om;eJKD`|mm
zobscUjqC%K=`kTJkh&zqzYZ(3Zxd7r@jE)om2ux0%J(ZXfeR_93-pf?kBX_G>aT3&
z%VUudvp?37|22vg`1JkPD1XT_v)vMpv~0E&%fP=VqjUTY`4-guaVa}FBt>=~@7kRz
zkKrg*`+H=7q>pUvDNDL-!Pc8Q$mXQyIKlH^Z6g(sf0MkW_vOd(ED@ER3Ls7`Cn4AG
z;XK^J{LTmT|D0qNYkpn=>3l<yia^29w@6q$b4=w!#9IZ^2J+68vM7d9lX`VNV+_N5
z`!^;+<f^RL%vvz{R(B>T;zMIw9c})|u*2Kyc~6P^0Uq0VLwU!3@!+9u%%Oyh5P)Rg
zHBR`I21xLb&=O|A)gBrrI1Js_m9hx?1J!vTX5&0?e+_53wY#a$`jWF`CdLfw(5>Nj
zXLX3wM=Kgvp5Q&=%iT{e@O)eW@;Mb23<z-)uU%$6d)SpNPVXDMG;Hdb-_H;%9S8dD
z+}y8S0L!lvg7*+qa=vGDC}7*b)w(lOp64lc_0^9Je9<$ruA{FICEbJ1$}MgIX!#%Q
zP{J6-jZk`2vb_;`j8p(LJ@?N;z?{?9dO<uJp)|Kj|KG#O+$h74z&>6PRxsRKnWkaz
zP<6Y;s?8skYtt65`RlG{X*Na>l$y@J^f1&1_oMD0zO{r+>MS?lg<<i3n<!pA5yBG|
zjsv|dYlihXbP@Z3h?(LBpj|ux9!iUm(zv09-d%kweb&5B7%V}nQzJ-^E5N67Z}3#}
zcSh^*`K^$jXWUr+10wcBUk*5*X1`L6et%jpw%5x0LW^$^B8Jr&>od&9>FysKIQ4F@
zU8u~?S4X`5LU>z?xMv8wb^`-{Z>UB*3UxFX-&wK^{#7~p<rI}7wlg6%a%~u$Qn!2i
z)1SF#6~h<gyW!*yV+Up;{j!occ8w@h2}3;pk2x}85j22Kp_YGkZ+B{-Zvto9KWGJ)
z<~Xiaq(AU3EJK~gtiQLHF*pbjxS^QzkB^vtY+s^;NWY=7_a2+k!GzkuJ<=2c9o@Lv
z6oZB!RTbS3BQ#O^hdH|@fXI8Drt4j{56pS3E8Ynus+tDP7XL;q7AZzpDmzB}69hYD
zThG#)tNjedBek3^<G(e8!;`cEl`+|}tkSQ?hajqp4df+Yn~#(lqWi-@{_d73B8wZ5
zt^}@~+S&?p>~YYEZ?1Lbf`xl}I=~a&G}-VqpKF1YUz|($yH5&S@pCN!Or9rscZ`{6
z87`D8W&sfCm93${_9;tJiC6A1dkD+v7lMH2cPgEEPQlWub>2yv2$p+XB(_`4*%7&C
zOksQ-C-oe(gTY8dz&4c=rL=4NbPjck4zk{RrnwWbn|`U(_Od!Qj%-7w#SFispt-W9
zP9I0ykRr6k{-lXbmF-5KI8RZjYEhqx1^ZSO63kWodg^wmbNnsa7V_&>>KP3sb*~|6
zYtTbJ?{!sIs9Nl{PN6@$_r+2<$2;83wT^p1dQ<OI$_k^gl7H5QiQO)+u5yo;C#nhJ
zrvpD^!;n);4gH?!gM7-4DJ<#mRJ@VSP_giW|Lbe0`RF^}5`s<OUnaaO0y0MQ0YaxJ
z@h_eXYdXQn;t!b5cw1Udod#0#wcl>(xFI&*TWYoj&GdOzEHIeFlj%^|RY3vlFmNSj
z*{s2p0j_ii^=eZtLK#1oeCm-|x}5;T3aX+R6&z8&D*en3NR{OQp2ik$ZF}J^o`!SR
z6Cs|OvqqCfC5<5NHE(KxZ}(hdc{#M>40#q1<Vt(<?E3Ah&~08o?gZPO$29V<q1C4K
zT9x*>JeiIF6QLAB`B|=g*6bfOzah$ze-mRNe&5B<AgSA{usR`zlR+8>GW!}PiICB;
zMCK*-KS^V6U{|EqJ*?cFREg9aauWX%^*qBoG{YYMsXZqji65Lnma%Zw0GIxWB=IL<
zAaO~+tMq8H%tqhTsi*uOx^$;Wn}j08E%66x6;blgw<zw(Gi64LfTogt_E)$;)vK^!
zYkxgW!A4H&*Vys3{4#Wg>YKo#o9ydD+<tUFuTRxgc<s~Pby^zL!?MJBHWgROzeda)
z<)FXMiWNUrxghDdDz^SG&m-ixR13^+Oy&DCz@oP6pX!@6L3xU3Gib<%6MKr%gnK^Z
zoBwVLBJ~ds`%f0Ej>dxR+VXZOF)g{6w8)gCOToS|ToN*cY~bq)c|d?eZrP@7?+0DL
ze5eEG3~Oo%t-FY+Zd$aThVx3sgRrC%EuOULU7*)FTVz%{b^GH394}FpwO3ZIP&OIz
zR&_yMRA|4B9{2{K6iWxnX*4XdI_f&O;+R`vWCIVDH)K!Ablp)h$k5H_gr!!uZM%qh
zXCgFLGCcwc$R%`%VlZ3|bcW#0tD6TejW%`(<Aoa0W1s0h9riH9;NItCZnSqzymLV(
zGayq_*fK$XX&>iu>FGXTwzo;soD#qX7&02G3#EYbWPeh?B)u)_|8qWEqVqu}GlPs>
z$?0yxR+xr;5KTEBK*!l8*`>E7S+n#3$Z}%?uw!yz_I0vg-gH#947aYBVx~5yBfXUf
zBq%`)z@XLgE-84wIcPpj#uN+@_jWk88lmmLY)r?a4PIJKZ^-(crKe;!ILPVg^*#xl
z&Aw>gEnT^@)@pgSUQTxi*ap1ELb*!2-4%3K>=1Ihw;A+e)?F4|{1;t}fYr6Fk9~6(
z`=;E~&s9re^7vG=LL^nKht;Z-Xq9<~5x#nZ<3GI8aT5nEWW<H-|1HaDdp<3KV)m7#
z*;NG(Fv;62AuBvCX$1<vn#$sybUq!sUyy^J*somJd;+-8jw@nq7snP|ppNThpU^4y
zuuWy0RU=!TWk5lejyT!M5_J_;la(J%?tVCOaqe8PleBD(Xemxu)Nw?c7A#1n&jU*7
z@o(GdE2b~QFUQP`eC>-9Z$)}lCX!2rJE~M4YGI30FVj>{_XpB^m4g|s)i;YSoLcN6
zaum*G2wKEOn6?aK_)lY>6@9$)qc5Wm`0>8IUOQFLTZ&+c*U*Dq_HFiTJEcrb={3`I
zuM*k!qXnLR?h*tQCaTWVEXseOk}0;Ce`}i{i}SP6J&bu>yw@+?twK(^`~fqg&X_JP
zR4G+PX?KT_@mT`oF!xf#zE>Z<_Jtn2D=3OcV4DM{Eh;+$?45~+kMH-fbn#cw^aZ>I
zNeP*kTC7a=6qMsQira~V4E^k#4exyp-?mC~_y)6Y7ROzP#L)}AnNjg}zUwGC3EtwM
zyR~UI3{xW9u0L2Rxu8G)nY}s`-Nj*dtJ7w*kj1|)N_7BaZ-(gt#^QCT$Zl5~@M672
z>3r2`dm2!P(;WJkVO=)mPVc{NP~S;soTM#0dsS)@EzxDL;}@?&pwuz<`BkNNNDt6G
zjzLX5igYTVSQJxR#<O9S&_bXPk^cD1fEKn@gZ+#qd<_iUx%&)PfaK4`TQufexcpW3
z8K~5dx+V)82|iKmTIftvFVd>eP>R05=%~MRF_J&e;=i6gZM^e)i&6Gq$)WE{t#u62
zWZK7Sn8ARX@|KS?{XDWbK&AjZ`&Z;-5;VZhz!H6xT~I$Xf_!>5uAV3N57n~y1_3oE
z@uOVr^>t<e!2~`}zw|52J|`xj3khHIl*hoqx7d-C?W2(gc}m%v-B}*avYanuv)Pmv
z`Dt8Vw-KA0+-*sI6TT2ed7LT)U1Q|2xF`ojfUU_;Z=w}pp90O=ns5p>8AV+!8et0d
z<42zlORBRWF*SD#?w<|?PVu4tkH75G@K_k9?aE%-soUVV>HTT!1LDel3Ejcdp?(b9
zPa6)(YB!L5`$mD~zEd3NzWemqRx`c))kjsSS~xD`4ejHm|FuVQJM4Yvc>oPrqoSn9
zX~~Q~1DY6z6Z>CSs=`M@gZ4CBff!1~;mnsh6-XT+4Gy^c)IIQ@gz3;jiO}QWDZ%T8
z5i23w|0O7zgPpd!{ohfMU@^?YbhuEIP=xtmYse~mrI2*9)IfHvNB{qdhjjk`cnBqa
z2x)xGx@F-)mM3t|U^`E0waiJn=L%QA$16%G8PoL5KwxZu^T7`ETNj+iAu+1*U<14%
z%{{95e&JURr1^;jTRuSG@kOi3AY^#|r?AMzE6$dAUY&ONS)7Z$=L=o<+@<~D45=)0
zY{oZl664dVY!pOadonfH+uhZAj9F%L?%f(K#SP&@_o`|tTR7#eZ|>QUb4`J_9r?xU
zM1JCI7lpW`Cz?mu_pxZ<N?&C9b0srhk9N=#PEiCx50-@30l;C7WIFDa%=7IucixRB
zx;ZV$%x~r)at~<0(I<ot1Q85B4eF4j&LLBZ@foK!$t#I7Em;VD2P=xI>EWmLjVby2
zD#DMg4ME8#gzc+W5SCH(Zeg}B|D|1zBPi^v`A$|co6}W9@yiX9ELG5kiZ$h3VWxDV
z)l1_1C{xMzS=>|eeBD8&PN`<|p9gu#Von#besa4@gj(fdg=?YS6s7Zo@fD@{a!OG(
zem*+wQx%WW&N%f`bi>6uCXMKMgq8vWTe8Qylw6rzh^_#{3G;1e;E!tf@MIfC_+*k5
zA8+(O(jT^xTaJNF5waw8f^XfYPg~b;VwykO39~oje4k`FrwxhPhEbEsO?OC>v^QvY
zj~<6UO@OVOXO_jy1}i(~WkF{A%A}DrH-Aoa*?l!68IGMi^0VC%vhZFp#kt;`#WyL2
z58xZD*@ZOOA((zIG2N#BQ0W}=|9WltE_4K^p~vWWHk2C^@KoNx@%7xmLd0w#jXeZr
zxgjo+=YgjhT&C>5jtLi5*Gu+Imj4#+&qqst1iShw8291+c9D2~r7OA2=^BcSSf?65
z{8i}+oXN3)JXL+{^JpbEXBW~J3b!oOBya2E)ZWrH?PZS}h3UA9=WM-^HTmo9NZ?pG
zcv0x#Z8tkI_9p<t*6vGjhV-9%T$)5rX>KsnWq%Hl67g+JOzbr5(-b9T7Q?fv`k$oz
z9LMv$H%92jZKZyy@37b?Sw^gP0d9^1L&W}Nfl=x^vsmxZZ>qY|Gr69BZV{QgXiS1?
zIZz*mCtmy8bJM8V2N1B7s}E;xlGG2u^^bK1;W_d?)6|D%u@<Ruu;fR^eJJ=jpP9;|
zGutXG#F*oKBLU>kd~aMOaXDSirozi=M<Oi+bp|bIaV-zf?yd=@%$tcY!B36r&|*@a
zp;DfdC5;>w(v<VdG?ct5>(Q~HS<8Eh7q|DuCEi{ht2D>}0o!zW(5I7Fp=+2@$xexQ
zTi5T5)UDT%%=qQs+m521KVOLQ_!i{`sm`OVj_xek(>x=jq8mh@xeH3aqUu)ReW%L8
z&Fl{3AsepKo#tQzq|EN&DWwX+Hnji~dJ-_9?Sz@O|9sM?J`eARZ$~D;4*pix!)Qa;
z72-}}ppykG2`NHe&&cg;5@<7~c0I_1QZgAYsaFv>WWX$_hLdDz)zZP_^7Z@zR%}$j
z2h049|L<N%bHv7k`vh}FpfR@%3_w^yWacz!pHKpY5^|qNNTh^bLFK3Zq{>4pIeecC
z1dHJ4F=fS+oZ2J3F66V#aoRN{as#mDo2tRLE1B(X&#(b!M!Z=eQki13hYM*$kLJ!{
zzB46>#|<NFg^5E@>sY>GZ;%noP$?7E*E5*G;_!pX7xlV!`rEp6e_E1%66L8SW(Yv;
zk^<0<NHC$pvD+?Tx$|TIKjVp6Y@p<HqS&{ZRH5Xrg|f%S59f90gazVD0Ixp0(^}Kz
z89HP{XY;d{%ZUT4cT+U&<CTw$CQ=0mp^t|s^Piy<w(Mm~W`OVWHb)eU0d-0EY8U_R
zKN#3lc*w0@TE1K-A(Y6BLZFg-%H#O2WM$-;?E_PFQFqyhT*oC9<hQ@s<1+#u6dfcq
zR!U%5UBwZjDG;j7l|V0O-T^Qg<3{P_!88Fn_0p4yz}$zF$^2tx`Gw4XXUtZ9(*}Z}
zvV(b%N#sprXAaF%zBS%`vPd#p7HHT3T6l-&DY=^NE??lVn-nW2W=-U6jn5J?*H@ub
zGWwLzZ#as(<Zc95%B@g8;Gd=VZFqk+A+>O6MqA%vWw^VgE;e}c5v87xK9HWJ<fg2H
zmg*OO-+hxUiCoIBQgX31AY)7_u?&4At030d8Ri@=PKsME(z7Xd=De}%KC@gVc%`px
zLs?-YgMOvOP^gMtnggy<Z9qPrRAU?ROjkj!D*;@kG9|vsqP>K6W2q!ISRLXWFV8k3
zkPzb6P-VHiYX#Ds^M>)AtW1t;I7-FGJTK!G)6!U`dC>=bbt{5Tb}eQ>rf<@EKP|q>
zC=*@T*Fc3&rbqrszk{>p{p<kqr<sne9wIc~DULJYwj~p14eF0|**~K%C@#nHGJaei
za-*o9bY)6h!xrHa0{r?9{lL>d<cFino<K7yf-ylq>GGt>-U~UW{sl?m5l^JQ!4D;0
zYq;3zkzFRFNr&E%i$VU90seph{eD^%{nszK`K7|T6JW8>cX~cUS#e<x(>6l*#nTtb
zh6)^_-8XRXy9Vi)!~2E%;^(StMU5|#3!I=hn*bC~2?{=jz=QVwF-1f@J@z1SC!85X
zF$k?P%k!WX{zG|X^~qMgpV`h{`Qd$LAR!(qbB1vX5zhu7TMtX5K7$0Kb52wy8g}sh
zD9Y5GE|B>I<PFa}lpVcsY>wt98xfZR&Jp{6&v{wYTvVb%SQ?BKaVW407nmtao_eA`
zfA!j`CXfHdUqSKBR;JCk&{C?ZoNExB?>W%ipLwu2dNachqo7+F$HA8&`{Icq|K=@G
zV_&H&)S_OlfumIE%al%;lMDVz20Wz9ZbbS6XdF<b<&A9#w8Uu98M&aJwdD*2JXZjG
zIpGS|;(hXs8J`Kt%M<-sQ>oQpX16l8vBHL(zc3$bxcB6SnB#}!HUY%vhbKA#+po!e
z)gR9rpdzFe^x#Z34qrMQcD{5s1u*HZUM`#b)j4=Su3g?<KF=T8UY{vDcQpwQ!-ND3
zVFG2BKi8h5jSF5s+Vx&O8+Jn`()ynS<k3IqY}nlRK}b#|9|T_;1<jj`3BO`@lD<w$
zRmNA6_^>rcE*PISQOX4g$c>q2BL9dkS6_|+O#lw9MjiEpmn=u=7}N4sy#Uc1c>sJ#
ziV@w}fYAbr9h>6G!1pU%fIO%(9ouFFQ4XQ&e{1Jpf)8(}bOt`CJ=8970(5%1dT`#i
z7`IOjOg|1j{+2y*v{vkF&?B<3L9P@4ihd)gPf`mX?59(9+g4eJxJ9I^<ZLUk5Ph{L
zS%zKrm@?g=td|C58w%Wh+5*p+3q=RHNub|nh?p)nPVOwHGlAKZv5SrUdex`ya+Fn;
z)icB1PRwajHEOUN)a4Gf`sHbqNsB~MBG0CM_Z=Huk$0A|ahKaq*LZCDoy6<+v+5GU
zyL72Ncl@$QXy|TTLy6M-F~bW0f^0NpsTdn!l!RTU(v&iV<?)nVJpXn1f#8(YhkgK0
zj&ehSgFv_U1LWsa?uDU}hb4c{-SqH7?y>GZe)pU5=KV0C?g4wb1=4=qehh?yiUuF<
zgsFc|ti%A}c1wmq<0nZV_TQtW&~sXM6)sx0Bk-M$zCYD+tFyin7Yj!DDNiTnFwFPW
zw^_cqViQ34!uAKjC?Yjs_YjaDV|X&>N%?U96gAgzOvh<fE-7M~OWw*B;MjbP;LGi9
z%KldU(^Hpk8TeQ3-^{vlY^?Ua6iS}vp>T#CQM_ej3g<Df8*P?qk=mh1DOjTu8G-M>
zc38-k8lYNwv}Clbn4G!8qZ+VVRL;gz<UHki!k#5d)F%ynW7MrxPX@+ymnCwOglCdM
zbY*$OR@H=3sJpEwkleG9NS*2fA8`sgAWF!w3iqz@%wf6*rSDo|+A`G)hsGhJtaT0m
z&abuf*HpYq_sw?;N%p;ZobPP+x6z24$%ZIQxuFU24G^bsX~`4}U7=${*H1|6-NBPY
zV(G(bhoMZEYqJ%rl|^n0#bpkt`ia7BnxDUX)E+Ulst-84z*Z~MSKI$sylQDg{h4=g
z=IE5V<vV3K*2s$9a}!4h0kOaRU3p><F=5LmKp@ldbT*`4k*$eJ<^^{mAROr3A&98x
zl@u;;N*zh?x`lh=!L9du)fL9{M@%2%CZNR|UBEv(y_<kHICe~iPpU-7&Yz)En%^yB
zWljtWlOMakf6MeyWpL7IfRV}bz#C8JfcT%JSzcfsuFLS(G<Jkb=)D+q%|!+m?}Wi3
zcqrdMAjX5xru$pZC}Km#W56rP{Bp}L+n4r8A%ZdA#jm}$hP76nUPiuCXP*Qg(xW`7
z#!@_N0o)0B@1d20?~90+<0)Lb6mQ`!jho7}&<tTqpABN=&9-MswTU{Ns;hKJsNt&h
z7C3*5%rXN40M1M1-Z4swB91n~b$&AEy&w&-myG~8W_G>r5W$u*btW|<RqYjh^#F2;
z<`S)4KmpJ7c|1d?DRo5ypB0wrEAT9AIcLws`>$W?ggLKAmF?%SRfY3uM)vo<WfYfV
zAa<D=onbGh-UazqFu@A!`?nG22;rd}GUE%=pRrr5y{dT*b^Y(?64A#OSmzU}oXGJk
zBa-*7o&{K-h!CZ|nFS!<bZ{}_UqryH43|1zsRs0EB^gYF<JxQ!?XlX;pZROhXa~&G
z(3~O_4F*BfECKmut0BV2k<elgLC?qw6p53#H&84pOBCvH+G{DtSg1DHer31Pt75-t
z(q}A<hES!c*&5S0R>QlAPtgmQD*SaM5IN)veJV$F-gl~#nlSjOn^EBww^<eh(#mVb
z7b=z%XYs;rEcqbk{jE|#Bi}e(=0C5?<j84jm1(W2g6EO@>42U{6%<gkYvovGqtg99
zkOZTg7x%BvBDH^bv^(Dk;Wn!5jS1UC?r9FeArHa)<BJcpYecK7K4JKwAgHmPoXjzd
zXMz1S1Gt&A8?NCM){z*VB65i+i3n;{?GjIa&_<GHvw!T)W=QEa@D)wGv}$oxCN!~#
z*>g8X1dh{2PLOd80bI)*y4~O{T+cRfuj82<<6HrO`h&n{4muJipAs+UNK`QXNqiDN
z-0uw6TjIm0p9tm9*SLc<0+Q4BDaROtmR~KuZJbV^hD8*&;>ku3ukrS#_uxoZQDQJd
zp}uU*Si7&hQi@42nL5O{5-totnYj>LzOs+HSG?L9Z?Xy)_v>EPE0hmln8+fU+hC4&
zK<pophme3iyoHH3aBO&cDW)J%FP*|0%GCO&7#S2Mf6%rX`)qex%n5PoHRrbDT(Ip`
zRZ*urS8Po9tc>%e7t3nRax*iI80xfWH-5FNB3qgJ?CqKZyea(A8+;0NN&4g&GQeu2
zVQl*HF2L0+BgXk4(@MV~nvh>2-7os)D`pZI&ITNF8_ukC|I{F6x?IR}Z)rk;HN07c
z|6Og^>b`LypF1PqS&G`i1vo4$=3nht5SKbXrthXy)6*4A7=(56Bg2BG5%2bqiu(Zb
zgX58u6Br;tvwVx3!Do#Hs0IhrIM9_4d6;A{dCXKK^DV)lc$K;WvDY7W!CDljdBAPO
zZ^6hkNpw-qInWMXypj@o1zfG$7zNPk>_wOkX*dhM4D(!v{+Y#+_cd|b38KfrOrRf;
zL+jO#@ic%6OJHHZvj|a@Zo21rfU+P*6*0($m`7{S{=EMxvT(^Ql{7ls4tdmTd?7)n
z2|!7J@3QYFU7eA9BI|w=hy*THato2c%;wlA<R?ioCCGvz{v9wXYa(HAhdy_fbXH3B
z4L*5@1217WdlSloZtsi!<Ynd4u2iiGb_RQ173XrbNUK9H2>GxSZ)rm(iCf`}a6nKF
zufk8?Dmk~eHbI}}$sO$*Tnem%SHC3U3j=q%l!Nez?2$Sf&TA<`@*RaIARcsrHs?ZM
z#&ooD2~9+<*Z>imCM$?xAYA77eHtbyEBKB@DTUT2sEmeT3#V3x*qx;z%WTC$f@9p>
z8+n{Aq3>r+ft|OeL^d@bCALKm?I@~XXi}n9Hvl_M&$nP<a+Nyn5>uw5bV4XF^DAlP
zG<Dx1q&8FW1jcde(yB1LS-WC2tA_gIPK9zk_a=)VJ70b4?rdnxumoXao~uef?$sek
zY!#FVDzw_)Esc8|iqX3$AcKn2zjCCAJGg&LJIK<Hb8I?O<g!;lP;RjzYNDGHwqDFK
zxS;*0MINaGiuW17rW+(3k`mC|c^qvgAE`yRY*rOmYW8$VHwmIC=~a@`%x!v&FnJjr
zp*AyuTvb+^0k{U}wUO0A<D43h?&FixO;`|ue9xleJ&Z)Et%7u+OMq0vD8!0$nz}!v
z9*H)&OPcVYQrEeGEV~xglO{O~y06so1qFAe{pQ(K6r_#i*1c?^mR`&Le*jlNsJ~yf
z4OZXHaxlqAQ{fnsd$pBUYwm+xeU?NlD%yc4Ekth9HV&r1`_Cf4))SELdf{X9HxB^d
zfYcBoNC8o?#Jm@v9~5cvp7>_kx2k}v*~<qU9<z5$NMofg|9c0a=fINIiUPq<7B-K9
z(W&+k0%s-xB>u=wS-aBhGw6$mB%{8fxcg8_IMNTpN<mLvkBLNz=6QT#kem<{zqG!C
z<?l=vqs}lGUC-@;hb!B*`}Qi)$!pcteNR}eFc!xbsVxr0m<7|X=t$cG-Glv<zW6kq
z(Na_t3$jNjIV2`^qqyTZZZHi))}HBq^#?<W`+vZ)WXLnZ3Mu*){6Du-Y`8W0#$u#@
z_%uy-ZhQf=hnO#x-l$u`dNe;kQ!je}S;>DWD;ecp@F%W7-Y3?`I~w7T_vRt*M74R4
z_gV{eIOOe+cj3r;_$-jOfEKy`U^vx$wdOh4)eLzrAvu_WjL3V<7)~kaiQ{eIY)4X&
z1P~vhr6+;6NmoxFZ)bprY>9;DyXO7ZYK3XoS8Z!$yqzw&b>Qv0m@q48!H{MI5K_1;
zIDJ0z+3=?ax1n7elVmWO>|2nY^1|)Uwmf$@z=7?}1KY7?b71ZD)_itY+hOg(vG%uT
zz;T=1fOH^lzIrtz;Ca9))BQO!+|KXF8LCO>>~9YOY?Ll*mV-o1i)6Djzz(g6*|@9q
zVguC@Z9OfdW>)a+19nf=>9FBxg&8hODz@J~neV?^$KjC>TXib7H9TR;xr0Ii?Rm?)
zIBelRr}eYOp?7|E@~>jp?GPd)Xj^jo&jxLmu{_P@LQ@^X+E{3Lp*E$ObS5}5yrs|*
zRDRAJTe39Lf$z-&-*;4;2ZalfUi=t{S!5S$LZuO1Aw(vGC99XDW3H_bB2L1E+G5;?
zut~d}CF7l4Up1dxN}j*$b2Mw79PIAG<(e4T<#Xh_zxGZkKVfi7rLDqz#iZl}g^^IA
zfJXtj-iz5J=+?ZQZI5aggh_~%*YH>>KWY}8cGDmF{*21f!MDs2UJ~XswzB0k@~>+b
zcgnt30^Y-XR0I$4+pd;kwPsh`qT2780hgp!U$|VDWEI;0lzHo@@d97_WvJf4?cz36
zu_`?g<)e~z;~$~4SnIK#ceh8EbV>Ogez4S{p#UM*z{3?g8KcG+5*$#wt4}#h_F+ay
zQ?qkVWhmJ)a3u>KWz&}SX6A_@EnqC&RJYL8Hy;5+VNFPsgQR4kr~)a8Dp7V6Yt$Rl
z1*kuQ5?rHeN@hghN?cv;YH)pxB@9L$MdDC9j{;f{JTb#2a4=Fym54wKzN0GXn|Q*U
zqCFK&G>Uim^YW~v%mRLDHRGR}Cnv~e8lbEfp0r(#vz{@zvgJibHYER4V!(L`;G}y9
zVOH>^$!=rK*sGE!8Jqxn2LHZh<HauCs_bR)0&E0H!n>e-0A;KqRgph$MRbfVMKm<Y
zxre}}$KOY3_6k9u`XiK<W)((~SI$;lnvJZ7xiMT`seUw+o7OY=h03TeO%Ah|__|`Y
zFs?vU7U(Tax@qpY+e5fL#M^e03qkXpk5Nqh+q8lTgI2SB%W@Y{&fq}UVv=fc2y0Kc
zToWX_y9PqyJw%u`PqD6$1<IOJLbSG<pa69GGyYqxd7n?b|KlB;ysh9rb8uQ==bXEr
z{~sjLhghKz#^WG4n(EtrKB+~uG^uh5ip0Lb-J&|LUKrTS0nV+jYKsEXM0JAG!ojo|
z!siDks#b)G-9?jV<T?UAMMc>0J?IiLZ+OgQo6rp9QAR~15h4t16cw3#LtiI;H%Nj?
zeWH3Bwp-Ergk`&XC>_wH3b_iP$9MN=$2EHZRm!xK?1|Dk>?r<cTc+n-&93-kHPFz6
z;2l%@E$q95i7M>6q={Nr#nP7w&Z?p<XXh6lZD<cK4^Ivo?HKLG#oJX#$^^Ci6U6`n
zM`hSmO?N)GkavNi$q3-?sl<Ow6!es!?J#ox=!VF$4d+pedQZ)zfVcs9_=aiT>HBt_
zL&`YXuu~pwkoa4#)V5SZQc(A{^)~pZ{+Wt0&9Q({<a$f-80j7--tj6$q2j`LIHVoX
zx4{T?`qegu#)ow}Vr7K~BuktI|I$UMYU<BAIF#bIO=T$vhw^5G)gxi0zPR6%c#BGg
z%@MOX75g3Syj8z^f$y%Ei)ce>B&U?~F#DD_SaIQ2RE<<oWqwq-JnVMyg}Px-1%Yty
zN(Owlgu+1BiK6C?vJm*_e}n0mR(4eN9G^h@s(6qxB&zN@I~0wlh_;@~rOH;6Xr<To
z;>s;-&R7y%k5hJ|to6NHIgz*S$q<q(dpK(hd{+!d;-!9f){seG;y7tKY!S<u5EId{
zsM;xKEY4Q6e$irp-*TlGK}=YdLr~^GVxT08U}q4NJ&+zDDL2NKX~I-!lF33h{y6kL
z9)I}w_T>C?+_#6dS|NbRsV~^=W~;(*XISL|`X)?AH&b}<O@cqQzhkDT%06LA7hMg^
zK%*{E(I-Tuk$d2pvRm9syi9sNTTU4&VN1*%1G|kiL)Ay>>w0szwzh(;?Y*8ktU;Rw
z?0cxi$7m|;oIDh=)}f4-=+&7Bw1SN>n768o!qP}bQ*HWDw|P=ZF>VP>CB%74&`WrV
zaJdUObpfZv2b@x9S7#W~CEQ`HgcfUNs|1FDyEnGSFkh`X5q5Q(&bbxG5)xEkU(kC-
z)k_FJP__5asRlTqL7?E`<G;d!oqfLx%H{?Aj*?ht&osjE7tp`gAC4!ewl(yBATwMs
z1nf@K7UaJ?G{sRV<G>jq--I8iD;3KBsw8thEK*3AH6D^oxI1N@qst9p89Iv9K@7;V
z*X0DV;5W1#m<Eay`>f*kPC_NqJ(U+#|B7)eSG^rpVRB8_rD?D7ZOU)CayG4-QWDC&
z3DZg7tEBl9V^g)!j1Je)KIYD}iax;ha?~9zKqiI*fFG%O+<bxFMrh!LiAa-?&ReMo
z7e!sD)?KQ;ZCHl(dN{s91zL6#duKYd7?)ZB{ecM))2aMVtxw*Iuq-9E+umCOvM<5D
zmctR@#JQLTul-waSs`Tp$6J)K^!~rWoaik2253D<4JXxCO6V^C3M8k8a;Q<)Of}nD
zhbQ&+VY6T^6IA<DYo)hxwoyQ~9Z5x%Ce0IC@Ya_5G+R>Z?vxAd4V!aR6*QiM$&|x1
zQ^wCc=QL`XtlNX9p`!HXpOHitG5hf(yz_^Y)Q{OUWxzsKKb(k>ReU9}`m>wy0{wxP
zczvxSpe?aauTG`fG1sZ)^XJxa`;a_B>#*L8g&W%aH(}@m6oAStkI3ZDJKrbfnJE~z
z@;lq+O;lOOZuZ*|0xEgb_#GsRJOA^dMj>ly+)Ehm!gl=#O954nu8nA|!@Bpb(d$k8
zUT0!wh$@v@#ZI!jMAzC45v~@dhxuwr5g<zOwP)Uq4{Hy4m3lb7p7~#iLZ|bxR|$_w
z6x%gy5_yg2KrJyv^fz@I=nK`0aRpN((JT17`C?LXdMyYTVrHonGab87<*Oz-GDQ8|
z3ZrKP$O9hQIEkfgV+Cbs1y)pWDrzBGYCp$P6rLc>0c{<o@CUj~nR#eD<yQ&0*1S4H
zC;%TX=B@U{E3ZPFe<eB)R+kVkiT=3tG66C1F);>VKpA(#9Z_Ci6~vC9?tdvqp;r8X
zYH)g@id&&4Dn`{J6s}&Fj#vSqC<bahh?qi(?M%ZXQMY!$IJ7>N^8*3KP3Q>9ygO48
zN*=RC0T!(GJ4hy-Ik-WrHf0tFc%sbt8@l=XJNl0_8U+kK0Cg@AkSQNqN%>fT`{7oW
z-Nv4e4e8hnAs_51tIZL+c(+ojRQG}mTWK~(Eg8ngYLu20A6w1M$HIoXutCjZq=AOd
zws9IwtaP0TZjvu9=9FVT))HE|ut6R%r=b=WF?Tcwu*b?4CCi4n-f0<or*$oH!d6YQ
zxheOdS%fsWsw|{7376Z!M}bw5kmJ0ekbwpZ;=_7sxe_)uAy1EA6fBr|FBD)?xkx_k
z@6=CMQPXaKfsk7To3L&?XURG3S_aJt9HevvFGT$a7Sb|iZr(!rhRP93H{7wFVgwg;
zv{mY;CyF^p5<|)*B#c3oM0dXop>{+Ea+Fd4_Z%P{Xm*3psp++4Bn;ZP38(79;y|zj
zfBBVbPgtpfl0b_X?=G#T<Jk-)pyQ&!SUgG)B=ZS%BUE8a;dUIS9Y5l3Q&AoeZL!6n
zA<G+lpHOcraEa)ePA!m#Y(&#y?6{*+)cBM_U=jR?U|)1kLwh9Za!mI|ClVhaj^Xlr
z02F6#J~?i{=4xV;l;*?ONQ!C{bRlcntPE*A+V883-$2s!yhYny&2TDFr#o(##&~HG
z-;(U1;!ROV#q)<2xAt<x6jR4I!G;McDceUb3aeXKf5dv4l`d&Tg$+`Sc)0SyWdrWw
zs6p*eadtEFzKq7-kW2?2o|=We1aUUQ5h5)t6)-*w5GD))s|)7r3bDqZx9AF5Rq<6<
zL}hfw{mvOGHlz=lc|U?V(QSxl^u50mqp<*C9`*-Qm;D{g_zzl~Q5!Mp3shIp<x3aR
z>Zaaf;mwn)DWDxLm(CAVH?sJGZ;ExtebG~~zZixuo|ZDFn_bPu!-eW!9yd;VL+6v>
zk*C^2(g_%@9Q1I^MA^gO5`*br3^EU)nDj`!lcI{wj9)+vqKhccQ61#M;KY9nl^}}Q
zo2kx7WTJ*7`e@h+LB{0?6WO4{(p`a5+qMCY@u=SPU<BJdTXef{f6xgCO0*6fsFcbn
zm{a_3lqBL}T-*#Ek_fLG1>f*)M783h2nx}t0U3RDbge9S7+sEn<5=cDM*i)f>j8Ot
z3bYq&b!R>6=1h;#Hc*QQOFgo%#?{e--6E%^di2#XBh`UCS~n8W%s(sEs@{&T2183~
z8RrUi4lWGJ<S(AePB6e`u}MDHe6?grAygILfXR;kRwG%zp`K*n31a*Sf8&QcFm?2Z
zrWNB!Cm8Wtr^1jXQq`8sSMJ3u6$w-bR|~IXzFLy_QaA~D9O{vqM!`ZQN-*8wm(Z+@
z0;DmKKk;X1i=bLnLp@>Ii^6>2=ZINS0EC1}V*yOaR8b5Kxe;{}Ka7qi4?qu&odnmw
z!<9?sGgqin1x@9IeXy`JLTn<S2T8m3kkJ;OoWV}T2k@zamo%@UopHiV;RDe@3Yr3*
z;Cx#}4iKPMe`BEr>h~mQicV3~iFp_;748;jE|KcdwnyQT2tz2}uU1_QPH2uzXx@df
z)OfjYZWQOeCO1DibT-*R;&z$-C0I&fSykTEDt5h%LnmW78}j%u;Sti3UyMjA#V)em
zU<TUO`XIbos#VSQN?I-VW)Vn(ghvRPHeW4C6Sfauo^t+_eS;9#$+XwU$@c<y4Oa9}
zB?jJeQE^iple^m)j>nTL-?D=@4ydZa6clV;=+A^H_%jsp(CNK&%*9S4l2bqFgn>^e
zcALDXei<lR_7uLL&A5eKT-mMc?N)jjraBw6eCnqi&xDRTV;06%?o&TFWOwSPEyayH
z^%F1`UtEmTOHTcSVVbPc^ALCH=T7~8cCipNF|W)!V5$%{r=aO-6V4~TZQT&_-G%jG
z_6)`B@&TEE?;GKE5?Iu$pz4B>0^ub6Pv!Ve{OupUDFk8O52hW(sPQ|S9Ve4IGVRUR
z3vv`T8N$_Tmihseazq{p%8h_w31tAXlJZ1AFw(Z3Hp?^q1s^VI1oEMuJ2iFJ_8coE
zjrNlKMbhg9*;O;ZC8kIrq)PBI!p)^k!8wJZLcTMEwJKiwmg;<{R1Ttr(>CBUbY1U$
zxmNifHMPOU5kbh5sG}Pa95&A*jlaj?clXQd`4~we-7jyVQR*D1H|S$p(?e+>9oGG4
zfinimT0)5Am}1$>uT=&$Xm3?3hXQ8fGu;<-c=UBVpdAe8YTDAM-93@?L}uf@xCe5O
z+8}c11FD*VN#jqi2FQk@NkkkzUG6K!o06iy@%-oxgV$F-q6c63v%w6(n3Si4%kgrm
zq5_>fVDAJfXx6<6dJEK0QEWUepreF{DGJ{m?;MsAR3X1=&Zb9>$&r_$*Ms5UT746I
zH*i+Tz3EHfzR=NEd@Yg`k?cx{V|uknfa(K8Ia6SB-yh(+hF>hwQ7oSLZgC+!+%D2S
z)Cpl>4X7jZG>v^{3lf>rc?CW91;kdZ97Mn2>&=i);32VLN~{<qbojFX=jZCcHLk@T
zi-}Y*!?6z?`e52EPamB2q_uCN7r-~iZRrL$ol2%en8=2|4RAkV_Pi_H4zC|e4G|fb
zA;Tdmq)?txILD9$M}h%;gSTCb26Ocax~xAAu1Tih)9L<QJRXK0VFSHy1BA$Uc>Cet
ze^u7dD-RDaT}{vV|Ji%jrZ$qKZTS2CijLXXuzlYKOX6sD><B<G=2>h!fY<Zv#=eS1
zYJnaLNz;;y*<b%&nbn7EQ3<L>;vm<=9tNqZx>cE#b>+E7X>%{h+hY>zuKI9`Ez$O*
z91Z@QanX4pH8SV(C0!nN`J{-Db;rW8tIB1dh(Bet@-p_(nmF4giV*EDKu5UF&PkAP
z!Xua^`IB8<EwIN#!7RRA$a_V6yqp$7BC)|U=sckw3p@4_)8gx(lhk2Jmc~QK4cH`(
z<ToJl|H4KNq6d?r0jYES3yF$sDBgL-CKWshlGKgtn_G&3SD|Bd(@vYmFr`eGh(8u8
zq0vs@Fy@|u+_YQ)jQe<82`WH(ACId+mH(~<h_u1q7PG;$-PV+oNMhLOEY?=H+-$j2
zxixx1My^{aV~!kcN=}?pi1F$=)wRQAN_Q&d+u)9(Gews+olbm%gJs}g0!D~l6ks3!
zdt<BepVvXX-+M6%cCi9~0Czrv$8=ab8HP!9Jl>3vlqn4-EvH?so1;TT;8C}7dyKnw
zuoCmV{VB@fRgSLmPWI875Z)!M#3h=M05|FYZb8;!qYbs+7@Ux$yd~LCHv}mOMFV{j
z;mS>VSgHbc&}DDjG6t0K-va2dur`pU@L0l`5tW06*M}FR`+}oIUUpvPFPZv|C@kYF
zLL5jjjDhWoFFR(&F~J_jSJ`NAE0U#+LuogAE8rW1wM}kB`Y1+BxD^n#76BiDy(#|W
zg@v77(B)w^!nh;N)kHoih_8cQtJ7qNn*_ZP0tP_{j0t)ai$xapC?gHKvnSS@W*)sC
zXf&XDl_Yp2XO=!!63~pU2afRu>svLq=&i(kBVRo~x{q+Eax#D~!0jgKuz1mBgd+lw
zoXlczh%pR}ak0@i@^{UIBr%<U27;SAg|+iNQ$!0T8M@()#E&C?LH?9SpbV>LxURtR
z>B+l6qT{qGD+>#{aWbWwg4PT`2`WFf-xBF~7m0QNDv1o_^-=Yl6rChgReY0%dqI80
zh1UvRR$jf9!3)eL#dk=>4jokv(XuQzj5tHNYSv<zYgvhZ4VEGPg62)=8)p?Y_ras|
zi|%p!CtNzYhif(Wa4FVw$!=nqvL3FxxlKI8K3IDryEUkAxr((XU0a2pZ%*><t}VI)
z%tpGpw(^<YwY8uH#w3YL^wM&y<>*~o-nI4EuB~<lCZYzlq;W1YzV7JP+E6U{3T9DI
zk-SEPmBBu`aEpl1yJYER1Aeg?&!8J268xO6dcJ8$Aixm=rHP7zB|-DU5qf5&!&*rg
zcV>Duk#VW=4&?&@;&9rup#&y%p-jj-t0#kT7xv<Sf-J9LSeC|f7;Ne?DTj~|ArdkI
zz^brv4_qO3B2z11VrcZ6EoUx($;iI<n!1kOxpsh{@PRT~;RE|<jSs$3E2booA#J!6
zci4$Q8ug1K<Uj8AFNrOp7a(O;hmM$IhJ-#P9}5u}Nd_hZh4MpyBiSp2BrZdCGQP6v
zo+OGS0F_H%%RRlnMl*u3)=iPAuDCW)UV$bf-}+81rhxVG(F!M!S;)G)#tfs6oJE<)
zhSb+~*oPj;us<O`ol9AWWNxQ)0`)d>aFV0{DKe(SGS289eUPUR+Tsb;4KD;Eh{2$c
zU33&EBqs2_AFxp^^+AcASn}D^Xaaj5kCCBu?y3eP)4UF_pgKTC-!clou4KYoL@8IB
zR{*>M@Yo7Kbm^F1f#huay{ZAe>B`g#OghD-cIW8A6(UAY_~ZT=c9Hj)n(nw^5CK2F
zXdnn`nJF)K(A_o#KGS@L6b1K3WS~>QADaso1^?i(cg)x(La8~`8g&(3P+rPDdN#xo
zTc4Go%Us>%i7|mc8p-{TV=zVL%N-DFIAbuP3jHI0K~8*mvxukI2P>~+KW_!1h^4c$
z@jAd(tR#U}@`2NWuk!fI%=8d!fgxB*;u0v#F;mT>Fpt6>8--oE#j4F8gT2)bk-S3$
zuF}RAZV@rw0f!Zw{OIKglieoS%GeN!X5|zMMW7AVFt*C3wlqXPBJcxIA+WAd=xrJW
zjd8Hf4iKI(h$%X!i$0`j*7fb+u9|_no7dfaBIAJV<bwI_u59)LK|42l8%K;-f5r@W
z07xU-dl=xr1H<6oZ?`u7!!dHi31q6B<OB|s0;gpDc>MdVTrs*p>%b)Tt_*_+eL?Po
z8~UHXS`0YNZJ1%sX%44Y<_TiX)yh;7L;Q#ocfO_&G85f@bB}NL{c~xiP2{&+#jaLA
zG1bG)1%;gj8kfPHioldQnz#Zz?)13xv2mv<R!0I+%F??5h^q<EzPfTSlw+iTA^T_z
zb0p!&CN!FVJ@R7y%eC>i{!N-TmKXt(s6dY9&imG&@BC#U#Uh2CNn|!%RR~6|P&&m9
zcQ!EH?I{Xi70DKqb}{++CXz2~pCcFGWl~b>s)PKiMx(Jr(U25x`YPB)c9%(mL(n85
zyBQ8qI%A9wYPsod5JX6+LVy7J+cthsw`95Wo!kP~urfhm0Jt6PhC<B<SzRyu*t_3o
zeVU3IVi$J1{U-7|ZDAuJMPncjusyn>d=1)sDzOSoimc2en1I^Qa>P1<Lpge+7-7;u
z*sw{d%VJHE;DRl1McSJ>YjV!I6V)^9v?<gbsh(ix>jD0~i?qTtm6S8J@H`~=aU^<(
zVz4HKBt!@;cfxB2@81RR!Up4$R0TrS($T@EgVPG}YONAno&=`T_y3yDtMoZIHR#b7
zXyz<AVFpZw7VwR7T!zFEM|(H1nHD6Va+>_Tck`LLzAB$|Mw=-!Q4|9;D7?uxVE|1I
zeYFjfyiWMZggZfhVmU)W&PBe$2Q@B0O7%4PHz0x~YT+@7@LCGc>!1vaGJnoGiGn46
z^P)d+A}1A^vm47*b|D79KlaBc;!hc^+<*4b8h`C4b*{)UG8}U%FqufcQnC#K-Scc6
zvanFSR$OV>X7R0ekGQi5Z4RlR$O$(3SgzVCSB3obVjXAIwu)0f->{Y{ZX^4TC=f;b
z2v%(kAlSrt3tMkESw%9<G(MH2yji3EyQ_Aa&-BXef-1L?#AS3_H@W9^Td&(bwr&dq
z-bC;0{#65Z{zgwq(>sA%#Zkd^t2Jc5vI}97LiezbF5D$zG-ueIqT<Jp+6$oe!)KIf
zM`{}K=1lcV&XT1|CO|2ebQF72nkHkHQi8E#X3|T_<fZWScCd3jK*eBG?LZFYhtFh>
z=S*~}GJ=UH1z}1HXDx=e|2W9k;RmL6_*tVl{IW*tPbUID-||o?R0DiZDsvH*Yeh>)
zQa~&dwGJr~Hf`~-OGXJp#H6H0cgQe4VGO`PGA9%!r<s+!c1BrViSs@I63O|}iq6L8
zoXP%o3Sl>#fzKJnB&iTtA$&$VNG$L6k!gYdXGIkY<z=epSQ?*-3-jB$*KvEsbzwe%
zL$(KlF7z)d7M1$NP~-a^XkG{%G7{0wUd4?ra#^}4(T)@urvtg+m`3u1vPd3kcVm=C
zFS)y$j-8WW;jvTi5meTP+TPZm6_W_(#<<m*Yl)htRG(%pn>(S}Hgeq~SMwEpVrFW7
zyQzfBN)8q;YG-%lb?k?u0LjGCeBsrT+T-=#<&&mS>!~~f+NBK|)Vs}9voB2c%Kd^W
z_Y+huqu(o0%<{B|3*YPaUcY~A{hpXU6^o5CyGYh_>J>-*ev0UOaXRc-joQ1|M;9&=
zvGxg91vdU`+5sxF34idAy8)3p#T`DyH$i1NKv*M+#U4}7$1N1mfwQK%ibP^6Ek_k1
zcTkmcD_Ap;lBVo1G<vxPDS1?fl)QfwYdQH4s-goe5bMDwh`A`!gXw9GeBnX#bXvkV
zl6XDRBB^ch?358~Op{AM<_w~kXygqqwt2(RW$oy&w$ohY5Ib|vjz!Rn*Ty1$pJb8s
z#b%M3gl2cz2<P68)|E-ha|xO1<Z<V2P&QdoOBn^GL-edoL<wpWBL=$)0a7^WTfxRH
z{4x`P5ul|f#aoa>TSI3{s=_UQNR8xDGN3Xi@zU&f8)r(%N=3RnK!aO5GiVaVK3Wqn
z`(xM%sd~662~Dw3Tfv<d6ZUC*i8|x*(t<$w5O&+MSq$7}q?ln&P`<K+&k8&lY~I3>
zlee7hjc3HR>D7xO>)5+OjobT2(a;vt#mAhf)P2-A^Q~(Xje87@o!OomYl3rT$C}`}
zyIJ$?g0bd=354-jX2{4bL5k)n8C0y~9Plyc<k^i4`!!vVo#OqE`&VyvZ%RUmJe-U|
zIOC;lLYV7KLW^z^Vj`EY2sySj@D?F&5qc^XA+UVo%uSh_uR-XkAfC)fgdLi|;=zg=
z-nnfl*p_aZ6DE;33{ISxYqdAc1ZCg6Q}2_cTL9IHZ%Ja7hchNU2krt(xS;9VxC>?m
z3wIUOyscpU`7)P1cv#bq=5B_14(tV<m=Svo1K1=i{54@mxZSq(V1|S_ia5JkqjDj#
zZ<HHXaUqi3K)!x%Z&fBJqZOHJA6?MOgoJjnXx%28py$ts4+B^OENrNnTB~sLP@#+Y
zU8fVaRu0><;0S4O4G>-e^VVmyLij&>^}XGI%G$n0F^(JPqgo+LZJN2rL4`>_334KZ
zV>D4jh2rK#7@tRG4@_G*L>mtKV+8t2yJFgi5jL=aiD|VyarvN^WG59G7`7tQ#{ym~
z<XO^DE<WCb&qcxRHkmEu%Op>sY3BEk9etiw=P80{1d~^PBHP|=hZHAkR)@3-&)Lge
zJ3FV$#aUCYZad7A*ri(aM>+9pPkWTHh0pvf7kmKuWvE<lwUw=!{fg645!p`fIK_TH
zE3b6R1Ll40Ivm59oqV`LttY=q_d}BON}e&dlV5uVC!Z6CpVm$O{EvTCIhx90qrPE^
zo~XcQb3B!&Xmd&k0Q(c>E&--Ljx&=0u$WmT0D=ytmjE~P%Ib<20cF7a0*C;&5H)y0
z9jg%}BEWt^RoqZU2G}1lcOfwSiL?rVFFjV+g3~@4!GA-Z)F>G9N2DK;UVG6WccB(?
ztw|Geq=<l(`-uQpOP{_j?_oe4E<d+u9T5mXSs{5y1WX56M1<yfl~6z|R4yW7t`)_x
zxL)?8AO*zlxT!`DrRZ^riirDHrK2J+*GEMxdQ=1xxlB}q8|d~?5k4y7sYFG9<)2oX
zj9X-?eRSb65w>m_jXV+Eo~O!SM+%yTJyQlI-a-g5!gY0YHtG4Bc*Jb-WNu!Ivj}Wp
z{%})4=A0#CC%NW=Tz6ACN^yuiQRXIx!2P2F_y=K;IeDF!M{13#8=K5MM8TC&=FcfZ
zltZMXl&Kk}8oVUNn2;Ai?G-J9LY&rbtJPNv%x79afz*S9$bW#O8fQM68KY(X%t;2R
zW+_>P^iI@rG&xz5cUSF!eTz5W_W@F}SWH#jg7hB3JMPXu55Pb$n%xXEsp<^$z%HsA
z3<TTS+;jR211Y+mB7YvlC0l}nO0&=eZq`MRHQx6Y4tih@#|;izeJ~DkOAB2Tr`|2l
zT4y3_Snn-Nw5lT?$cOvaBA5twyTL?jGh!lP0WF$@@x<IDJcTF{3zanqOT{t|L6Od3
z@euo9DICS%_B#J#om0@^#T>&%Nw@W)s_twVKB}LVY4)8=^Y-8cwFhVPEn^B+qA%rf
z5$cII1$$HQW1E6e7~xw5{m&Zx*2pS~HQQRvv0jprJfIv6J3`go#Xh=liHKvD`t<)@
z-KzWt-AxX9Cb}END=s=HXcR}6h*1w92!;W-`GI$zY91qQ{OD8A8pj-e&LwTh5<@#k
z6_xfxF(h>T!>7aG0u@t2v0(5LaX?h+i0<`Q$@7{a8Y*OuKz(MEN=n-Y(OA)#lH<>*
zo8>Z<Zo*>;ab%4wxyTaDI6T?;yBUDc!^r^@i{6WVaD|j)@N%%9R&%2Fe$Dk!sDc!Y
zC7TufkE!L12#6tV&2sSX+JCkP5#dW}6@d;Ps2hcE=!t3F=VY@?_1}E2B%`@`%LN&;
zHbnHwsM8rcv+&xMVh>Q5a>Y%&yIDl-Yim4wH}Af<!MxzCjCr{Xv*+HaxHl<TJx}(n
zmXW}lTZ-zhuy3_#my=qUmmB{oAu1XJ8zDS<K~OCt2;hxSV(pc!bgkFxww35_BsV5g
zyB=sSscbhDmL`GjEK||hO*7Ifd%5zIvi@N9M8$j@b!x2@p?*Ez)-~?0mu*OZD(Tb-
zX)wlJctw|=`6Ig`hbVbJ%Bt71*_}`T8Z6*$1OnjhYn0CN60_qdcp*M}L1S7`n~NqA
zd}yPDB7+D_Z}u-Q$%s$OnCkiT*SI(8bOW?{GtZztfQ&rOBD`80CD?_&r~CdYL^}Xe
za4|y;@iM$dSu?J*{C-j;jV68PeMuV0aa+U$4w(9m+;WbZebLxfH0+?uHrm?7QSTfL
z3fYTAzkWOn&!gG-A=CQu<ro#|sfr0jVbrE8qble^+Cv1MQJ2?_eMw$5S3j4H?-G&~
zaE%C6|NUgP6za6P)N`ejFxhY|Jx0RBE<Ckc&W%X=`ZK1Ii$oz|BP0kSg>M{X`x#EE
zum|!GLo^ISh`s@OxS(AJNjIY4?0A9;u@Yvll>t4q%2w45l{Eqb_PFwd!a>TxwU5^L
zVP3$eRtETxgG#|BiVy_y`5AU|r4(<jyJlc*@NU`}NaJT^^pj@Jl~T<4cB|%QHCowR
zu>BOS5B3Bl#_8M%q=-Vv3}OvuClIy8q<^gHNP$7cQ|yDaS8CQ)?LVR*K*jR35o~8l
z(5rmh9T@=x7@L=^#;9`{;ey2(C#>9P4n_{C0s11|C$xAzq1&ik!b7yCNN?q~^&TSc
zA$mj)5ivh3K`b)+4U&~o*k*Pq%`NkMD=1PAEUtJDwW_{<Kn9=LDL}NV@K%)F)j3Dl
zD*{Sh-@<5NA6>Y*#pt<jYusu!uA;`MkH`)*b?k=MP7FKusB}Bh(asOhto8M^?LDQ8
z<g}w|VzT>R_~*{alt~tV-uUtiN<BKPG+~hW7BsJ$-3VU3XmmxULb438MW~n92am~U
zw;K*%L5za^gZ(2mWztG)%<K=Mm@R*4Zt{qyrwv@PH_0NeOph9#%SKAzF!rUwhS`b+
zQLlwWoB`Qf`y==gnSNy0pa%}Ghok5+Hzj7zPMoNnUb8!HMM1lJy#)U$&qXCJv@S&<
zF#Zcg#=74K^>upRqj(fVqb9vKn^MhT@Atab)U`J4T?q-$Xm@@@EpXGj>TCr7acaBM
z2BQu~X*WD8u{GwP*mfnBPyrL99N8bCOi)J8L=>bwYf}?cvrkrRm?MjPN=V&s4fA51
zOxp#9BoBLH=O%MC+pA~^=GH5GNyf40axl7{E&U{K*f&+#rs}$@O%t6r9SNtHbhI~8
z*VhD%As(vu!4GmC^+*bUO1$NKxD(%iab55U(nJpkl=?bwYSV*vQ;h!`SmHm+0YA86
z9t;W?&H#lQOyS@%8eR0+JJB)@4*538i=qMca#Dnl5C5PKS&)W#5DR@c`0YdLD2Mpy
z^uU#G*j!HR3D-@NJU5+X#9%PDu|2cZ?%+=Ee(yG--kTu%C~heqonyx^6joL|9U>@w
z@NAj1AY`H#n4>ppG`q1I!@>yfW`=?P(ve~3DQR}QQ5e6WI+CVzBTE|Gg0{^`*bE$o
zDw4Px!}vAzHs^mUa1BTn;!f%{FXDc$kG?mp>t1--X$Hg2IrUE)UBDT}Ty;Ul^yH$$
ztvl25kAx&4K)KO!a};;!GU>Sychl9JzWStyoAyvOn1o48&CNewTnD?@5EN}`#(nNj
zPqHfi2%?4tr^hes!Yev7M?VoSV(fVYKd<qJ0G#m5*`8AX6Y7uM?V4`RZWKfbPq*L&
zHj>((@d!Ww$BTcufuye);nfchgYcZht!m>dnchq%hGZ{^WuW0kzuiESXZvO-*X6^c
zWGE6>d8ga_2-+oX(-s6$*U)>eLkz>q0jUqHD3j}$+d;BM0My<@7-iHOr8nts*!18u
zxlSQU&E9w5c{H&D@3PDPCV2u<Voq7>pa2Ny35YH*5ef9zQ9<p2WJby5?PhZf=npv0
z>J5cZTy+qNaM3wO#D$rR=5S+*Siq304uT_^A%01a-Sp6b;xWZFqODy#+w*RaLP`F6
zpdw$T7|?!_o(2bgg?5Y3*ywviVGp;m;3R#XHv<aa35h?u10-`PX%=cJdBlp&E+y1~
zYH!ZfrL?h8saB@4orvE-@F0z@BBhf;y4c#0TPvEv5F&4kJDg6q%o+%O>6|(En6f$E
zrL=f1B|+RW9wfzvs6aRGLGm7?NAw^WO9&JjmVjiKhsC$?qgv5Q70YWzcn&rkvyG++
zSrE%R8qB2h&%9t7$}s_7WXC2?(r&*uiu>K}EFq<3lfxe+HW?;mH{n7x9j$v&2n{K}
z&&ukLz0<I`v{II~|9pjuAHw#l5JY(+`)F;0jotTkkQ(i?UC6A!Sqhp6EoarO*^lAG
zG1YQ8be#?T`2vaEY&<ktf8$*2G0qM`?NetB{X403===iBEIjLGVfyg>q$XnOD3cyE
zqurT@<`0DLs?(>$zizkSBy`J169_W9)^jMWoF+*Nv4As_uFf|!t6H&(#R7MT_s0f6
zhX&9!D!n`zcR*wcYhxc><D%bfIpE~tL=To14=hhoxC~-e+DUuF4A0`<ej$8(OcpVC
zF5dkz>JRvnI;3W6bn&j>e%`I@@9$PHVdwpRCqmuxPvK=G&v^!hv}rp?AGS}B)DX}4
z7!JQVP2j8;`;4O8&3?+sMF%-nEh>36w*Q(5iI>f+N5f{^8I0glluvZKLIgY_|0jbv
zlaF5_f@QuTSB|+da!)eODD0*9?O#59IoYerDfiz-lM`NI8=rBE71_y?co(P~GR_CS
z74nS{5F(Hja=cHJTfLC@6PXAe2wh_$hnI6W>^D0w-nWbaogJHrp=_DMu+vEixP#dr
zK68R!aO=SSZ!Gi?awA8`3M5Y`#UjBwibOMlahzz$H4n&#m!q~Mrf7VA9wG8a+WWc7
z0A_wYMDd0-Hqvq8TK#y17DOoqd_&)}!MBTd?==Aoc^dsPQ<R~$#L-Vk@m%6};yp`J
zHEYXj>9_5+_}ctnEKNZrD9g|Vd?fq{SAl8oG&?te6axf`<iW_!QbEd!vo!ZOHoMxO
zy^ejfDhRm0hWx!V69n!XIsYD}N(`60s|01&w8#o=H+M~lA2^hLJRev(EMamwc1=QY
zsy6+oyf$arL@|KVQSpSvS52&7HV(BQQ5q!wzLvxizD~pHl9XXY==4pxa|p?U0u-Hg
z8yU}#3)Bb=;sqjM%hdDQ86$duViQ+`rP}L>&o+alLb9$KO9&;Uh$nMZO~Htg3}O{$
zRc*eS8o0uKH5a%-yg!M-T;Q=#oRBeQgWsHP?;P#{@O{RAKh)m;8U_e+iQfHUqD`Xn
zs)MqY&GCBL;^}FExFu9HrBJ(OM)Xb%Qrf(VCN^P0(#>B*8=#a0$MZ>~VyB6?zblS@
z47&wRI~R7KH5*ulN?)URj85BURCtU7W>B=uL^LvN{uT{J>E8&VM*t<FXM4l2N$Rn=
z>BH|~r^|?$FhvI@U98#;yTih=i3WiP|6Wqs1eyVG0?-Dop9s1DFa<xDFvv^%!9zm<
zE{Hg<13ZJCLw~T|K`wp#9Y<}%@Li-IQRx$k0c!PuM^a#aZDM=5&38H;V<^;V#u&dl
zh&d7sm?-W<ig8535W!6dCAV{*G^U908+P-C#!giw?^k)775nOilPO*XAz(=|O7hbQ
zACeB(MPb(gjPp?6P^l*8A;bxi69Hu4m@N|kHs~Vwmb-13PpSCKc@JDlIUwzD+=Zf+
z7RI4yPs50)Ov5TI!p{p&3z3Opy2#Uum?r>{R(@3XjXru&q!zu*N-cm-6K|2f)p7tk
zSMcxk|Iqh%9lZ9e*@if?F+i46R4_f=DS$S%l)x^9Wi}O=q6}9?D;#4VtuYLHpI~ix
z4c!5n0tM!PnxGh0v`K>aAd`~HNF49S2N>G~XHksOL&3|vA5F+9mPkq6#mkV=h9DQv
zaIf1L;wyMDkXx|)N}eq@g+s7;ZqqYjr!gKN_X!noC=g9P;ZD+RI(lbe-L<d(2(&xx
zpP!SVgamCGBHzb>H<dT>ISfLnoJ}K7Uk+cvR)gqy&hIhX)-uP?oXqqRA|hWRjFf$O
z$RMNr1y@k%n&^i~X&d(2^Z;<ra&UqNBQ7-+_vwv7B{=ylQC_QuS>zam)hLPUrvuG4
z?-`4K3g5qK+Uca6nzxR{>a=oln%GykMtK|iXzdKA@%qL#2kXNb>YQx_h`CR4h7b;(
zc$ej#-2e2^K4%BKL6D%)AGlS#t)ldh{nu(ciChW!EAkWm2q%!GC!aq$g2;UUZi2O^
zC?GRjm(ZY<nQz;;XD@K7(ilnH)!~H1Tt;w9L4vY%hlMki>Efcre9rPhRw<s2_;D1s
zg`pGqRIgc_7lxUMH^xCw-(1o<))=ho2PciMyIjfk9n4s1#Xb4(7xb$JVcZ!KP>p_=
zOj1GsqpN=UhO`1@*Wxl6k}aE(6DVI6LMOQD$E{a077W9v3z*t=z2B=f*ZPZ;Uif6V
z6#4*6i`aSt1#@?R;Y<qsAi8i3m=2{W(>7%{2a9~Bn+-LZEYO)sbYW7<3?P|JQ8Q{t
zK`It-wkcLOripSBPq0&2dz~rJyjXiT54S1kBvaZEYbET6HE%~;TstC&TgHx9a1z{k
z-+DWuw<A7waP)b<mg0!U1r@mfzUa7_fpF(5UPJ|FR@>3jx$;dA%~_hvpIL>H;v`AH
z0R@E0t%_S@%4_x~Kfj8zWPXG$pw0(j&Isx~DW4Qy5MzH)W28j@?$2?AYR{Mb@APm}
zG2lf?j2D!aiiEMmD23>OU88%3F_0i~2or2Vb{|@I@<sk9(Q}7?Pduf@GKJS6TLWbp
zvVnpTc~1AB&2d#JKA#<?#9J5k&(UmDeSjhW1>BI!Zi!EXT}3Z4py{4aGXD`p1E9qu
z%1ZJR_=ZeL*6+Y;#%3`L&ilkS;1%KrDtL`(6R4~w(5I|ZOD%f_^Ap&+7kq)u3a)Yv
ze+G+ju^f)!p+0<<Aqk6naEL%}DR`~r;8nRvB{jqX&fv8+oeUC>xEm0N!BcXFm>~dc
z0eegdU{^{2SorM2_rJb@UmcDta<m6$P$Z-H9ilCwZg)5co8Y#0m0;)SxW0G1dvtho
z{O+t9qH@#MgZk+Qpg*_x&3*h+G4Y$n(RqjXXUY&xF>~8!>~?Y#E}Z;nUn!Q<X$DGI
z+ZB+aH!FX{F&A{0GKN$99CQ85E`~EbO7?(^;@j`+ukG!F_&e__f9xY;b-l8#qzn}H
zHJ|1ItOu}<4PZ^O{MD8Hc+2}j+}?A}=Ua8d63TE5NKhmxRS1$Xpvy@FD5D4rSlLSB
zPm_WJ#%j4V>Mt2%C5K<Z88L{O9e_RqBXPrbF2|QzwJg5-32qu_ORg$-C*k;R#mz=u
zf(nf{`tWAteioX-Ex&FXh~QSLe<#9P*_;NL+l%1CH?Rk3@<VdBQ;H8h0XU|_`Qz5%
z_inI9UKvx(gM$0eqAVh7u`Jio8EyqHj}K8#fzT3FBe+@W3tz5PX6<|9I$W`1;j6i)
zLn?fyT@tIBNAEU9Wrj4-$v1h{FzPXtdCcmbkYAP9l>XlY3C@U1dBN0wkf>YCmGX<3
zbD<PVGjJoJ&fBPQ)xC_}BC=};BzEi8h0^QJm9}aMdQgOLO|JxXPmbE}P%JMZ{NLce
ze+}SSA!!k{5Qt-n0vZ{Z@f^tuik0BTNFihf`*|sN0=_DC6B+q9`gnL;PvSB%VaU#a
zA>`<6b)l797n)*Qg(l&w3nf+dC8y@<uS9<0A@;$N&|+|HbG53-ngXH46rm0kknEJ|
z&}s>F2pXqXha|a$mh$Y?p()G>0v=}SkP?<(*d?zH`P9uvPu(Q+joPZHIf?iql$eHT
z1#tL@Ry$FQ|MK<_hfxW7Dcl@l_$kGB;XkBwr20&FN#&hMS>ar}wBWe7WK75vS?j4v
ziizQZk^l?+5MdXH+Mv$NX~0+XBWjM*7%%8oR0B}v4$|YPY1u0vSBi9@H%jUjCItWi
zKM|8TMs0AKi9icH2w8&kh7-?zjX*MbHbo0^G#cu@UQ$SD2O%R({H7#m6~2OG0bY>-
z5ChxfN0@jt`+F`2Ul4Hy-H7VqP-t`WTfqZV8n<d(`BclpC=gj=%ylJlWh&MTf3T{3
zPu3)#5HUN_S}C#|jvER@MWsnDhFRpLzvnz)#z#K}$cZ&&>f3Ep55`JoME%4|6b9|+
zD#@%{W=)&8kbFnX(!}ECKruU~wKoh;oAfS}I?R1rD9|x9KCFpS9rRp8;rC4`PhN~X
zP^8*(QSSk~9uR0aR3<i-jtLj=PfOyVwsb$n+Fv;K(!^NHW}%c4JmR$Aygo<(w_6;1
z{^zNw!<n2x^xa6-xI~}Q<cz`I0H+x`pEhAtnB`FsfH$?<uI8{`0UweZ#RAT-f4(_^
z)%9uQws?Obj0<3GO2ofb0`bFZ?Gb+g%jW)!XOH-mkOX;p1ZqeT|AwM#7k0@bevkMc
z9r0)W{v2eLs5CO)f-P=t5c_BiOcgyB3A_d{ApFh{Hf=AIbTCK2I0xjg*CK{xS^NpT
z05F_qnmE!d;DW<{1ZvK{K<ov542-grMgs#SP`4jMO?Tn3;IG9q=#fj=-<*1wJ(Rm4
zQTzveav5Fr<Ll%%P=NyS^bAln1k>r<MJ<X@HlUBpnur{SiIRNjNeLAAUSjAwRHb}8
zNCS)5(oHZ5)x?bj^B(3(Avh=4u!VO)i;r)mdJ4_C?2VnjG;hZ=@I~yy)a;nqjWb?g
zy%dDcyknD_n7YyuU5_<XqySKx4^DwaKt|%vU{*{Rs1<$hpjQlXEGAg>jF=;guaU@>
z;9?+VPDJFqrc$g4{QhiM)1>;`ZNV1QoqI(aSKhRnQ0^@&Gv<`C>VEv$W>W+>tAp@1
z;fNt)%oOaaa_{1?DeQOOhVe9EM>zncHf)7>F}vqRurj&z?7XjFTsNZ#Y$EpMHQr?V
z1>I&~2DZ+b`}%|uYmSpt`8_13BNv;pG<W|&)`C=U;fg~Jbx0Q)*o&|INpG>i0!c!d
zaVRHFz?0*>Vvqog4ir`ZLs;stu5sBe7{=)T5mPbR{Rd{r?JI2?%Pvks_8)T5oQR6L
zQbpGtg)Rye-MzWW`pO#--S0{GBu=_Wc_h$IN%%C*IxR4Fa{Py#7Z6y@Rnw>xT>4BJ
zE8|6`WQ9K@)n>yA(a<eS1g`y>edD#X&=uwdw>brq%$@AXO}gw4(8R#UB=l(aAA1Z%
zxcn!_su%cyYBfL-^f|LSI5iDCVHPZaW)r%97eR5B_fC$J15SVBXMFE}3-_@bVTDaA
zHR`QpMm^2GAWxN8z}cubcVGVM`g*lm*qw|U3ZxZ3LRj`7^i0@q!8$XgiEq7xi4Q`|
zoA?S>!UCE2+-|7M#HZNR3%isfEFa_SW1Js5#+e}Epyj3+%-6D~=p6DI6FP@|bm6`b
zqZN(dGYUAwLA`&~3+AH_e6HK|0Y)L2MlfTunIWwk`k%9%%uX%MPNsm*sfn8)a7o?r
znE!Kqdd$ybEtr4q<Zihh<+)p*Tq*7b?UnOfr({S;_PHqe^+!9^AhX-CegIpJGokNE
z>Ev+VAa(f@4th?1#LeKxIOENsBkdo+pi>B>&a^g7uCL6@ptH;FtrN8N2=*R`@a*kM
zb3KefapEnk)`5cPAN}zexj?mh-1kBUPAviJxg|hRLnMR}3piT>D7;50peZ#S@d#<l
zva^R6yi&tI))|GHU(B$X0SX%29cF;t4||Q{z5V08lMjv4gO7X16_@JYmf7Akuz2-*
ztYj`x$!FVs@u?<N`%%z_$8OoGl^-OF>7Tm~oY13|mgI2D>3Wc)f6+|IH*G?y{j3xI
zld`1^4(Y8l;M|Bu4R+)=erUEUdB+Hbfu3RKFpZC=x?#ivl+~5jv5ziXFJkS~R|uZ~
z%mh^A=9nslqc$@|>~2x)@FmJIcLrTVB*XcPy2<PsMA-04&OA;kD`o?iP{i*WmDy=`
z&c~*w;1Ci0`$xyY=e=Y6-^cAwyL;$Ra`=Dmff2+nC{VI`FG|){oZZ5l?<oaF4gn-y
z5bwKbAFWW6l0B^x90`hwH%|1rlln6zs6;$B5laUDv<pV=o>;0J{F@{Gn~t2~7u<0(
zTdpVB@P%fdHvaXyg9|8~;$hxm!aQOJt3c5-+SCEGtvIt4F{fRk%5abE?yQ_CAR+3S
z7gEjamyVe5b2j9p^5NWa;lF>nvAiRovpe=R_-DV*)#GP<bM5x8zDq;4fWVTL^=X^$
zr0~qYe&0QzvUEtyLcNAvE`j*pKO3Bf)<7(DjD9f4S3@{7^-Te;L%}gq`a4-N_}A~U
zV|2O}5MkvVXPot@2!Hz22*dLSB2z9clP4m%@OXZ3o`L&=b1G94c%Mq#q(GA}Dl*Kv
z5o*++)+2rus!fas)Fy=Dx+&sJR8K+Z8prd_3Tq}s2oZGbW*4kFHhpo^j1>lys7N4C
z``Q{y9VG1@CMpPFpKEV;vrXBcdeXOrbtnopq+CRz6^)tk?vEOHruAHCrwBTl{a0&;
zwB2snAE4Y{YP$x71^|NA^))Jdq*^Ok91!hoYNt)IRZZsT%QSbJ;zGOBJtZcst(s_U
zX>te1QeEo}XI!so)WAXR_Iu}zUVmWybsBkUI38~FF@<*Q51A2(xEiG!mFQ61tk-0m
z;G)J@-b5)WmkSboI{FOy{y9c!F`{$P+M3#ZLUbMmFDK+J?eMFN{5WYz>l}plQ6fW@
zYimsRNmQTQDWfz@+df<f4x7k!B{fts#R7iIQPiz?+N4!G;WP%Mb_(>5+@=gvX=ic{
z)IPaEZN3;EklYixC#eg$_N}M@QpSn-CAIH)`d<JmDwWNOUDg!nEPe;hUzROafZbDS
z-;EPORgHtRyvT8MUP2+atm1X_#nsWR<SyfqQS6P%CF#|6AGi5PahnVuZF->fQdV#B
zw~osDlpcQpgPLa>ZpxoJp>X4fC*;V2dzap<QoD^REYu*C^=+tJl-qF?BIzeB(p2oO
zmnQeHDn5xPiwFZLWn3qJCDWXPk5SlzY7Gw%uqO3wN|oT;yz(w_7^T&aW{*8NyBGB-
zdkwY?IPpYn!!_B*l<~B~K@D=Qzjb=4^|$Vb^M>L8TA74s(_D*78Krs8t#M2S5vtJz
zWt>Z8O%&oOP$}3R47zBHMoC_&-i|t1Xs0NDmYeP%Kve2iu-t1ozEtk28RJX&doqw;
zpsILp`(WjbK-1~Yx_H3H&ahbyU$zhm+8A8Lt*c%GhtdI4PR#T;a`ABF4HB2Zj!Lkd
z$BwQ&JcKL8hx5!KoQJr5K$$KrB)YhE->f(yM#b8$oC*a*$V|O+aAe;X?j3h*+cqZ2
z#I|kQwr$%sC$>FtCbn(s=6iot_kI64)m43JpWS_W_gZH^pY<#pVM4z5lXd&TdK$%X
z94O3ok!$z@e<EC-48HO>-|Tvhe}AMw)>v5=3(vmIqaHk>EyFEb@b&w%28Bh2v@~6>
z1}A7Of22631<_o??MPUE`tvJFhlM$jAYE}+`+UYg(`7{t0j;e7j8G%$@!TW*lJ>nO
z6<`ANrUi&yDlmAuKj)*_c)Y?oOJ8Jteh!EZfS>SkyCv{f`HZ8V{7f68&)oxP95fj{
zsxa+^LgkBDD#<Dkx_2SIS<*xrjj|%1njK%XOG8(dji%7TgslCw#DMBkHlV<fvQpb8
zQ5|H6GwXL1HoN!{5<)!RuhHs>b?M>XhPR%g)~4ZUp+>Y@1?;%*&@kg>A8HWTNCb<S
z@Q{nrH+@dG{$`S^$nH*~zVB#1wukrKHS_D#1mmh1tu`IBYAIe@O#7D6?On`68uKGo
z=KEIBu9Y6|L>C~-hriSd)t4AP=^1{FBOO@K4j9*r(Q|KWGv{7r7)L-GI2K>kmFIsZ
zcE}xO$>sGD2bq{-yBsnYS1y&5)~9JC@Gm^mo)MAybc|>)knid0%KKc_IW)NZivr^*
z`e2|n-z;91IRsROlCF>g*w7ISq13o91*Se5CYW}Df;+6FOIEL#ww3^X(hU|KVufL*
zLP8+@p&Q(UUIZ~Pf14m<cI3BNZ9vU<xdC0FAYOc5+18g&kRKAgk@<aN*&KU{wd{WE
z@o0(_EgdRKhVZ1a=q!o+@b5~=oX}_Tq$NMQnG_8ChZsv3jDxL&*rFTEj8t@z>q!cH
z+vF(kV-XT3ItCr6`3*Pj$<B2CYp4*No0QRMZ{1`h;SH#2;d^(nC^jADWVvyfrQQA!
z{FQ2Nf+tNfA|MK5X;~yroI2hyuB(u{!K$I^EDOGbQ5T)z9pwp=CCW^YMp+Nc#fP_A
z4GX|)dc9$S4$HLZr$vnJ3LXNDp28~b_ZYcT#LRfD6^%qKR8SY$28cv<94w~vyi$zh
z6QgL64u`)p28_uwr>42F`&2|{f|;B!jJCL#o6#VX=9evA*=>h6ug!Ck1`3MXMX4a@
zp%uo&kt6#lMK^W!ieDL72_!$_4DK}=T2X~<MWKln$-zW|t})bT%xrwBRK;<7lT2iI
z1Vf<EeyLd(K~HWyfyopW5`BQZNDFQe`RR9Ozr<du4h5Sbfi<+pwZBmjcdS5b+Q)t6
zTqsjUOaLEepd?d^Q7BqG9Ykxz{L34J(0i9wdkxPPo`6XF*%aj!B0@CDw;+^C60#NU
zzJzK;Oi94SmdhN>6`<Te1Aj9e^d-r#Pk%b~L3f51Ga%`R#ikv<P+mCcYA<PqQaSOq
z5<a(v^f@PCm6Y?i-bvnP#4$8l5A3#b0B%F_`gIFK8f5i%inltWlJqk;q&eCLb8S{T
zW=O`@pJ%n1pXZiKc7cmy96V9lTa1;~PJePqIGPnfFQUnQ2qPc4!T@}n%T3qW0{tvD
z>-UMw(3bFrIQbrI)3PYpZ&;g-5mIR<7047pfycYI4kzc`M8qNmPuv`DX*&?3vqStn
z`%7{ePKMv0>1b`6Gn1Q1a&_w4#fp1CUgX&c(NKDx5l;x`B3#g7`y3skD)d_nMN>Cg
zX0s>kn~G4|wp0$e;8Zzkf~qW_DYv%zT3R|qaAk{zpwc|IlT6q>Bn!`4te6Uu@n=yi
zV0U|dG{TW`Vr3P;p(nuHsmFnd{o=)#gVjP=Sh$z}g6bc?>uF7nA;j_U!6b00f%)J?
zFZqYx7$~j=AbPdziZhB9$0NRuEZyoUO8QAWkeQjITLa}F9mg?^MqmY?_QzOkvvm;q
z!elX&n;T0Wc<1|mCF{MTppN{gvj=0Aq8th8F+LW$@}gAHo=sen!0VxvbxNPKuec4>
z=Eaf|EH0NKYp!JodPv81S+7F$5X#%@uXpP{lR!|$mW(2?Gicd_Zc<aOBgZ%kV_LUB
zTqP;38E5iQ!<@lw_&G5%helU@`x`)UTml^WcixGkhfx?EL={@(-a=5@Y6lskNBCKM
zzkZp;hLPmF8FpeXs^t)MBu}@GRN*2Ft1{HV23TAcsi2C>WH;8jKsZty8Vu~X+jZuq
zU?BcQ;araPa%n_iNX!wCQR`skAX%Rw{R%9SvKpvz_Qs?w;KCfm8klesmk04j_#UVg
za6BFCShv!3%4SAmi`Qbu;e*zMjNZF)pXDEiZTFPLG^whp(z31Xjd3m3XAgO>T@5*Z
z8fIIQ13M;#E53rB9{*T0UC_L_{LT<vF4hz-?HIqzW@{KAaD3#72!RZ&#A!y%s8T&$
zDCk<3I;Bsisz@Db-w3l*J{Xt3zz>u1pT*@qAk+p1yVH+A%NF1e7x`&NqMJ+iA0KoW
zGiK4t8)A-jp7aM1-twj5FzKpqFB!MJwR3%i=gryE+c`XNvzIOQ=~?bc7O%d&Cw%lQ
zDs0KF$QA0Mr|M+#4i&0xx1n?NDlT}FbENvVWcgyWUfe-x9>S!m0mvopz_VxE5A{@V
zSAL1MJl61u!#NZ5j-%X;_8E#!a3-m=mo*u-)_9aImI*je#+geDu5p*AJ^&FT)U@+Y
z!HTyO)mncOdV@7VO+Z@(CHaeHK^iU-izO6fkscjZ<3cSAxELo1mk4NLYl6E$MAHR!
z046v1_>g&iBdKxfOtSYpYP#+7$xHg-{O+9Hp+HV!q?k)o#F?^VT7XL=1UW)t`~v<z
z5A|pDdfCVcKU)I)#ggh~DVP5C8H|yf{8R?mN);t#qToZe!Da#9_dfbHSO6+0u-wNJ
z;+Vf8HRTA%_72}t{xZVaKBhbUbQv5RZg3c1UN-vD(K~F<BTeKDLIaR$J4kWxX37>t
z6cUi)hub5cad=6q1T88f^0%wKV}~1VSM`T_g{I=L)Ik##%-HSi*43$QcY~At+RMXX
z5ekMiN2<Mj^^SfR{Ga|%33Kp`qZJFm!{Awz_pO_bWkCf9>gQB{B*!`g;IGa(<QOAV
z$hZ%xqh_w;Tu?*X8#OgNR9he(2LC68RjVS=JVzRWJCE>W;>cLL!U-XoasRfnz8E>u
z<J%zHl>`3h>H+QFJk0mvDE&e|#rpkx?lVNrERIywbajPK;?whcW+w3A^wh0{h{O7;
zw&7hw)u>|1^LR6)%Rt{vnDl^;w4nPc8Y%Hb{&L>lO^-bMI6bH=@^0q3TgM;W3~3W`
zIrYXMQ=!%Jm%r+n2-2tS6bm2TD9|g-_%#4alcADkvL7D44}!p7@Cdn^L~U&Jfi*1>
z3gZ(pE4;G3^h5n4l~k5k+II_l-llNthD~LjX5*n#EbP1XW7OTGaWHJKSrDNxK6|<8
z_cXb=wd(|}Nx7qVr)q(>AlMD=O4_e;LjC<(7t5w;n_liolc1YE!v=RM?%>nN$d4D?
zb3_NDc06~kdfJha-mwohrr2hsi-cEZAB+1m4XukC3xW#E2mGm~78^1hjA}y?(rbWa
z9%{L%YGNbDT$8j_uqxOgrl_vC5mo+1HlE;L!j!6;wRUih<#tqBcA6Zk+)(Gv1KN{u
zL-rF$igg=O0ND6n8`Y?USySKFV(YRZ0Ue!DE4`=+pH0CV<To`PDw2ao20ejmhVmdc
z$2kGKnpCPdG7;_48|ksJ&mW%x=fzd_q3oUaJay1>8O)*kb;xwG<sw>1%%<{Xr=>xE
z1iR%y(=bu;m;OL8*41A$+=XBRQgc*{L60}6$}CJPc(Ku5_P-u0&VDV4{n`POF%sJs
zOnyNnH?UXQKX873DDL7}X$cM^iGmWlXrd1ge!AqY6Jhm`s&573OC(D#Ceipp4taTb
zv7Mub?O$r96Ol{B2utT@E4z@B|G{++n<-LT<LL8$Gre&HMqt3fjgOH8z6XEO3Xv#h
z0FDUNfwLHI47}Nc;bJ7q<kiHUwg5sCnfrx8;#U*WTJ3XouD^Dg|EfLr;Tr;&&&q&?
z625R^6;>D2d4|qc$2Iz}++tlxzS>%y2Vue2_)u5v!m^)9I{A$)rus=)C#v<<KFQ*8
z)Mq&N^m_t|U0bLa1KnRQq6e{pgJ??@@F0_R2I{fmW^kvpS8?NrFc5^G_fmmlc&Q)$
z6DDA{r{-=uSzh{j!1WN$$_V->Q+huI5pUB$&!)YueX$+^9};*yLH|znbaoYQ;0R;4
zKUJ&+c>>eVV8=w<mAYg)EA~oD9`vRaA~I#p;H#65(pp2(b)3N9Y{^<L273GO_jE3b
zVAMh||N3B`^t_B+;>ZSouJT!C7imw@Q<b<c#r5{H1LANynE(#o-~A$!_$tPnU<`bZ
z<1Ut#O#YogX%t?ac4uCX{?+&bE~l_$m^(r|BIbQ7?nE*&td39fFteq-rIrb(zvCC1
zi>o{S+}8I40zazRUYM%-ClL%<@pfRG6sK7JXi$M$aO;9yNqgd2+Z{n297i!Wtd~rH
zFS+a=n6Te`L!4jSmo7`7EF)q`%MnXwv-Rx+lU3UKgF~2y2I$S=FL<8fkj3rILTbVy
zP-w#oUCvRU67^ll<AJ=b*4<)YRAP(Xx_Rpf;Q8-3jbUA*Ip>H%RUP1bB-ivcmc7Ja
zs=n+wZs57h?&4l!45;aqu$^y=a=VlynRQdA<y{gL{)U7lIcUs~(A?ihsi7M91%BOe
zY7xmP&pG$h+^iJ*xq04T5?B7W*Bi5o)hs*?#cANDGDZwGQV1C2AJ<?6_`z0+E9|}x
zESV!=^~Sg(30SH#VBoIXDO1Wsoz{+^x@!_u7)c6+>SV09y+6XuUtdxvCTrV>^Z{7{
zH~(fx8X+750dbqKfs3|QHHCz7COqD0EA`B#BF<Q<geL0G9oMBOlErbN4z$&Hb8NbM
zB&&8q2i~FO*Z{9)=il$~?oxkzEv7;wC{cV|;N)K<A7~V8{y_o&Q`Me-P^%6Pd*O4N
zYS4`&_K?cyE=`5}zm#dM7={&amcAGQ)40*tCbv}P`~zpHj4ol*;441Ra-~C8gGl;D
zeKqN6{E~dHWqLOudUz^X28L!0j(bZvRRIRs8YWLcMWUbje%C+ict_96qi%K;QyYf1
zP(ug}e|5z%DcFXKh>aqdS<?gS{e+Wo{L2@4!GkLd(McIUjx(Q$aJES#JLg0YAXax<
zCy&V4hq<X7nscwaQUWqbiWffmy1ix-%=sYBxn~-Pyq7Z4fU;~GX}VOUJg=@V=*G$w
zqK<q%xow#iZ+L?WOCjpl(>5LFJC6xw76)@XKDq^LJLg*ptkSZ{S;qmS#WWeTHVoPf
zewPZ|<oZ`SX%c_dlmC6iKUF$P=%FeOJ4YAvIT^LUb)0UljHE@yS}wAuEIL&!(;eeS
z7HC<dDk5uD%B1cvh9e!MPn+E4Tj3M*M9+MFK&%mkaJ6(Xy^AoHNBzYBA{)JXxu02y
z%BIg-q^i1TL3cXhxpnR|f(5JniV9L?jiXg+SUrbchBx;(!r&$-EI<v7qcM1;;x6--
z9eKqk&l#%0jLMXa&U**ijs2Bxn;L`=X+4u{v~!nvQdaRB>1<oclEF%g?UniURtY{l
zYhFK0<BtN`absF(idscZb{*8`>g9n3pRix{)y{>M(Zk@hVWhH-%c3-%75j`6#j`JA
zE3BtRy-+VN$Hg<i?7&_0nxpc00EEjTLMS#&iJ2F(zzba`cw5350hIOZ1df3!i~Xo7
zzzw<G-L!@jBpR7ECOg!hd<M_OTuRvWp-4ice{~9&hh0*SS|j}J%6Rg&s-ecWg&a!Y
zYbEBxDwYh}3R(aSxHMYTeeUPCx@#u*wZFI~!v1w%%!9f=5<hP=OE7tQQp8)<ZJbv+
zZQYdRifn<BJjX)h$Mcug<eZeVGhk)!%B9b%-&JxV=F4dVm~p=dFHyvP(IU3f0C&;v
zc*udbg-Y^wQ4OgaHgGF7?%6>h?-pl)<Rz)4eiN=velMw_ZPIAH*dNB=yjVb{n}F6R
zHILcIXwDW&1zL<LyK5l_+aDL2JB`ATWA2FQ$A%SE?^P__P!dAtB*Xcu&|{B+ExcrH
zNLPl!qgF~&YGMc?%T}srPz+$(u%lKhPNV}_V(&xOEgYJbFY7+rn0LY2%pl%F%xYzA
zuXbB`cKr_{zi8r2wUpfnEiydF%OqALpP^pfh8L$6uE(07h~6(QNj$Mj#9N%B^_u)U
zBeVuq($H<yS&<v=So@_!^&<7mVs}6orafK2K>IL7Ox23Bmv>mxS8rmANb;AZr0dP2
zji8mTua8I=7YuGd#4`#m=9s*oGl!ZN2fP>LcfS>*GXE#=KhOoD5xW4=x1IAWIc=qY
z0o$nue=x8@qm%Wt?(dqOx4bmW2Ws_!tOt<$Yh2%;v^b=e*hIoQDkS*#TMMWyq%Mq~
z2Y<0chsy`qRhmtqRB;+BTl~K^Q;{xGjlt>zt0U36h#xbX-qg8<KYw_N10_o7&_gKY
z3Y?lveTveYK*l8EfB$;hK>G9;u6nU`^0u<6N@3;Sl6Z@?2Ht4;$Jz!`U71=N_=>M}
zs8sRFZ2_>iky(81jPDMV<Yo32aPp}riK!kA;AU-kA?^G_QEZNVJafB%vDXc<EuU3q
zyMR4axu|I4w}39;W>=BA7uI&+W+mE6*!jORS)>FmC$)w=L7Uk5xBrs4;v8Ck>}&yb
z-)BkOeOA@Wy8rivQvL$!>ZY-qiI1rIfFo#=;ih7BH(wrbhvqbp4vmSwXmuhxKSunR
zAXa{gJgdjQ;BYy(*;rsgUJ&d7`q5@bCy|6OA9|5*s;=w-X7bX@eE#muD8hDC>6ibp
ze6URKu!m*tpbt1&x&fr&94fA2B@il?MQq1h0IYY&6ViqSG5(o}#bdbH43|lq{AaAm
zbv9cW#=m5#8#wtsU`<f|&q%YfUjPE&OaJ9A;5D55kl$tbp6@Q@1)e`_&fNoqxt;$L
z(yZWU4?Dy&u%&Xy5}-U~`s@+dvKs6SsCm^a>m8_BL!+k4r*9q5<&!TQ*wu>Q{tiSo
z<lrHlNAwpC-uNPECZ2vZ#DB8p4c1};;TdaQ?zd1!DtNiY9K*1FIPJ*gF^qgw3XHrK
z6<U5MJv1+Wjed}BIS^ZkL@2ivaWXlKyc1345$K|~e<s5mr@|@wOj|=(wnZ)NyZPUg
zL(oNI-8uyMtdxowK=~^Wn=?_eWJgxqCZJq~)g+m55*w~I;w59z{DJIujaMz2&Z6^T
zU}60B%~Mgq=FQWb6Im}izt?{^ONf{Tu!57{4V($e=p7+jyO)8ntDTOVL(>kd*<dSC
zlul{$dXJT_rVTrL5P0_Ry9i?W)A<yIjcEa=kfOE>oKg5E+QNm7J5e+j^F6WCq&!;6
zP?_gzA8uh@#>~Z8N6V7HD;1cl@u0Q%ov+YaidYp@WFvGwapLGaqL#EGsS^N#+Whdt
z($Y3cvTeis?EqJ|nECnNY7f<MfkKuS0y+>+a=a5f9c~<+w%xQMfoJP<qv&)t&Mxx5
zREY-HOFxF6&L9La|NUxOd&u0>|E>8Esw&M=800UFV#p_^8%dcaCP2F%-F2jm<s(TP
zuE%dO2mVe17OiE!RYmUU;G}a_DEG5~t>%E!Hq*){-oWf@+9a3}+PHV_{H0pysLLd_
zJoXA(<9fEqu7NQu{l10$t1^M<Ws;?iQ0x!OfVE}WfTHThOW=2YvX3@&Jo}U?KwBYZ
zG1}4`DE<G2nIv83(}7ve$O^I2VJX-|_}~o=p^>wl6Ml69)?Ppo;2)u))0X9=6InS(
zTxMok0Id}PXdm8bsV0->;M=Rv{Flt$oTcAUl~IZI_U54$J%gtkn3Vrta#bFn?D4+2
zUUaAvxmBVrri@-GEffC04bADiz-yHSSr;#z$w`#QyE75g&Z_XG4YcemY!A?$X3}=3
zntO9vF>jgCF>3p7=H#-+fkXCa;@ZTaR!j8eP4?DyyLafdVlDP$xO^9(+axG!mfh5B
zdT(7tZL0sWb;Yo1bsk24AR<lq5&{w@Qfu(XZ8?yw*nD62Hr#Ao=TP7;7QrbsF8C}k
zk04(z$RN|!?T`NzF0cTSp;mByg!}ixej&>`yy&-n4b<Quf!3h98w{Tmp0Wj)k#KCB
z`M~Dp$GKs9PL94iOjLl{XB(Th4L<jkYuZ$j=q{npew*L;wr=R)kL{+53^x}(hjr-Y
zgUZca_w6B;=tJ+m-wm#3oKtdQft!WM=FM*%B(J_Y*^PMbpuT2v&KKP0UN_AbqL(JT
z*iH*9>@K&%QOgieANu#fgx3<8wPoFc?Wu0IAdsR$U{j~aFZO|L?V7fc4kD3(X|Kqq
z>gZG;nXWjWrjhcLn*5I8gU-G1foOX>FfMg0Ox%FL8diMIs~@p~C23~lIA$OhTa+IK
zQ%d=x$+Gb!zyhm2Yo`9XvQZATs66<Y(s>7$;+-WK%T?2yc!pQAXhVQ&QjF#T%!zS4
z<;)5hf3rRVx2=LIvR!)KD_*M4rje4IL420uzS=5WG*OE7ev$ipK^t=KaeN{R>e#e*
z`6@e(v#?c6Ia@~BsAsa4DaNo=jUQbHSRpu<+f8t-6fH)zJL>bl2Pf;d>0E(oUzi^J
zML9lyovvZG<Ie@FcC|J%jel#`wjsCOAbV(tb^d+PjrUvd(q^DW-5`N<xr|HZsyuc6
z9BnF4-Yn1PXz|=lYC^1cyoiur$4dO!M&3?r18gH|QxDK%g*1e=y8onsZ;2>$fr*ZN
z6nM?%Sag9Mri|2R)k8kfLV--$OmiRb;}>TPruG>pJrTy%axIoFcnDoYKSy8mu7Srv
z>n|cp$qjSM0Hg>mdMb!Aw}F!n>3MR%4zV6HOOVUyZcGa_gi*Er$x$A9DwcJWJ$eLz
zB57Laj#{XeSeDOB*G|zMa>1Dh{lqsp9@{>UsR;dd(BW$QuD&ciA9r-vxn&@UWxnR&
zrS59qL(t()@M9|4zW~DjP2Z535F9ye3|QlyNPP?Ru9}+=YLrg}+?d2U5>hGD>S$a7
zAsnjS&!05@LtussMmTYI>lGKg^!^q1>Et_GjM+t9;zWFb4to7}S#oUFOnkNhJ2@1_
zAxMccs;l8za;#SP@AvH312`B?JZwP^a_C`J5MAM51zEA4Lnq0zvDQ_#3Zbb7?BPNy
z)WgKz|4<Q%-7H>;;h{f#J(*NOylzj)TqxPY(UnSIpRtF#?<dG?e@^y!LzK(PPaq+x
zQxLzJY(_s+Z3ggI5D)TdCSeW;Da2>XX%~$pv9bp5u|*;_3;!Owbeo<Zdjwggg=1Q<
zLXE0bNS>TmzZX#465I7b^^B2Nwhh9uwYf^(#pb=?jjZ08(@Ci$ExpGMS*C2O#d{YZ
zH9IiZBUZjH+Cerz4fTl1<d7o}$#p3pLX}`JIPkO7z*vBEzkM_DMxD06XxH7zbR{zN
zj4_;Ji*&TWICqT-QzaQJ(|Ku%ig2U`zv<K(ca%F?w)79;&$C`kTIbxTM_{n7>|@t0
zy1^D<^fCXmp4!+FGguZtjT=m=AxY^IAmPkwizAjRnnj#&nxia5ym?-v+_<MKWcFdL
zouaLipe-j)NNg3p8tRC1zVnSRJ4`coTl<6{)zn}E@qyZ4J%$^7Q?O}G7czNa^$fOf
zVZtxG9$FGvgqg2-E$YWCa99-sg;GZdTl6R-P`*-V(=}(d*ztO6lAYn6hHpMFVL-1?
z)#-#a=NV=V3KKLw^tmWvBbHvmCf>~ByE`J6q!yql+(JBczo5vP`Gz#z!Zy4^k|nJw
zC<xp8P`z<(-mK*=$i;V=b2qs=*&qbY%jX+9t)K^tT4-f9bxLvlq@UaNeIr2ve4;d&
zUfGPmWEIR-fvb%zh-)HruNt(w*13S1o46bzQjcMli=Y&YOwp-`=5gL$zk0vq7m-3;
z_s~+lVQmn{tfm14>>DE#J3HA{H~44$*Z1ge-}3HnHdxPHlZUG`@2H#w0H%$=NZ7TX
zPY{{HR7fsTc7caHYHt<9-|}@l_yN;0x35~{iz!Im{Oxt$Vbm)gSsWwp0lD@pNW&x7
zs*q9%p?6#f6Q*OD=1}KM2TvY*uNos(M{MwKQoZy?0THHbyP;~hlt8NL>jG?(ua(iu
zCS9Fp0bZ6pSA&?Rl=vfcC@OF;d}#`weeQH$dy;0rg0d4OLOj*Rpa+~hLa9Ys=@q`5
zIx>puR+JPEU|~X}Mt?aEQMyxXhK1HOHk<tqce<|eWRoFle3*=S=zI?Zj%!l1>DBEm
zU5J#hZ7pCSd;%?t(W=>Dp771Nzsa$f^iO!wN(%ym<vu5W0up`FQM2;QO{xVU@_S3=
z2zV8hAW0x#0bg2a`?g)H^uEvGvM^OqMBOzHKfNVybN~wFT5o{)5}#wbeudL~W9m-d
zGoinUhf<=O8+q~}lp*1iZh?0SG`AXRHGWX-m@y8HhH*jGaGkfyeiHKHvj0K2F|hP`
zoxv^!`p44)i97vC|4pFJ8K0#_XK@BXT8`-G3Q(G3SW0D&k3<ZK{-OJN=!4F2d$)YK
zL;OR1enld-i-PL0?>|E>SdR49*|lu<CN6Mi=e9B5zeJhgoG29AMbw|d4F?pzTy;6D
z;gnI_NCP`@`#bzLd%f{m3?Eb|yAIad{w*r=Q?0}4RK-~b%WzQ%QbuJxtE?p+2xuS@
z_`LZE!QK4ztY1PIk(V6ShH;+8k}&@-o<j;o7Xb&J6ygu?1pTpE=z1z#I6^%CLkS58
zvIXe%gUOy3yWj;*-o`;zJqJ3}v0%?P{=c{`#E5Daf;g~ib^qef+G(824h^t?Oa1@i
zdI^%k#wCRNMLm}50>*%xIEiwv5oWHCos+D>jys7`(MRl6XCk|);?nTOz>pWN2F>z}
z5CQ1~(xT9q?^5grTg?vVQ$yozF*0MWXLe**CcEpC!2WR9$3uz^IcCOz$Rit6h;4Xf
zP#2HgP=ZRZjHLS1Q4&X1-)*+?HjPGoRH({<0ZRPFDlgx0->n5{xBF*TeN_CF_a@og
ze!tJa$S_3bP|T!-Zl1ci&j8&k4V>$$bLUnU@9ra1ot(VkL@@36-`9!e0<6%KUEMrF
z@X>P=-8}z3He|Drwftp@7496W5jmB-F{v3V_2F}rE0^OC!yV+`3}qfZh9ID{seXmp
zHy@>O&$qX{Gt^rY7#4Die7mZ4UsJpr|BaMiEL<n&?gP>S1C<fdJ828MXgn&+P-V84
zH+BzTttMs{!+goh_A`W*V9?!O<=ai>j^8fa)@cMBu-3`ZHt{OZ`{^&FMLfI(FH_jw
zvU7}bwc`!3yxYT}j6DDoTra}aEkIHS8_C0>mYGu|$ZyIrbcnr#^x3oqAHKMk-K-JO
zl1rY1P;wG4)8U-&=Lnw?LS=yKeZjs7=L!}WptW;?#Pf0b{O|G_dG-@|`9ZBcXYrf{
z<nDNex6a|ojbx2vTWjF)=w0VUS>DbIBx39?@1Ok|D<4N->)J4rGzEc@@ClBg2Q{j1
z6MWLXwv3UXB#U&q@bPb!mh`>wv%=*|Sc;z}?Kscypq%F&?Y|Tlb$R*Zu;rhmG<2|d
zW;RRiMsD3m&Em=b;m3_Qpn79Xs~<y(#q8!UL5c-Az5k+$R$O;nr(_?!<8DRs#)|Vw
zewjDwfg3=2==f4etY*O#PDWtC&yatQntlZ*?n^*G$rT&gVn1q0a5TzW7x{bPZR>-(
z9}d>->y70qFq1ouQfLa3+!>_LSqUEJowpl~;uP;{L?gp%LnY-<uEcioGbG#8t#jey
zL@J(^B}PNmoLz3y7R%$d1jYs7E%lYbu^YUsY{KFqs0gP5%|&zIk;vjlXmXkDch>@|
z43lG|KeMvg$6&u5L26Kvxp1N^A}uZiT9Paq?jxYuZ9?o}pMCs{+$gHDTS*h`7AcNo
zb$nIp7d&LA5BEhSOUGF9>O*Ws&1HZ`5K92I0xnm>=vnIeuItozCWW8<5q>NH9-`dw
zAC>|p-m)V^NV;`C#Q`V^wFxrp>7!V`$1xX^AlC(akv<}PLc()ON5zIdZt<(VEEHXw
z@o&kaAdX$uK1eS3D#b;sIYl4H9MVsQw*>oh6X(^qI#9#;0jc`*a1w23o&zjh*U+@x
zat|bb*H3r&YyriI2&#Xr|1S1ZqLi)PN@4RDl!Sp>`+)mTPTY!0$Nh1GNeU$y1&ace
z1B=^}6a;GhA^LySf+KT}R~sM(E*5cIz%g*C0|d*qgDA0{M+dK5X0M50rpAu`Im-8w
zh5VE>*RxAvK<cVe>d-=4&?8G1AwJZ8%WA(<m+zPsa#iDr`9(sR7by<&y>S<dL*&J|
z$=-1`f7=;VXnsihoauf+3#@cQ*M;?i5A7m;lEF@9S<jt_v0(4;mMkEJF!^4_BkM&R
zCM-|H9e<AW51hvlA>6{uodW!@z(_eyw}9redqn@d!yU`iW(x^{-&<R+Rw<W1=MR)X
z%h7PCcwmubtNytlsGnluoCxw|kLDs_)Zr>8u=8U*0oN9j29UF9OgiHURAQM1sqZBa
zN|JY9VRlOEFNq74eq8PHfedIH;JU?g!c|~rvT4md!>99gg$pwN(mj1n0t#<ky?)5d
zQ56ORG4Q{A&`Rr`RLAwV*}b<l)+M1{ly8nG4DanQ#v-uurQv6Xt9-$Y-^T~}Ai1sw
zNTm7V!R~!M!%yxq=2I!a_{Wv-@uY8et#gi^UIXYr4?B?X!Rd2ry5Kr>9=L3^;rB#0
zEO#Jbv(ufOCgFTl^5o0N7<VRB7vV>B!kbvefK`3c&6$`0HW0<cce_;mJpg7k6sQ+B
z$v`o&5-_Uf5t$pC73<i9SU)^xWL|dCk%s}xCd^+sU{qH(Y2sDKG}$7^kaMS>|CvS-
zpl^$fGK8PoM=5Rb=uDXMyVzJQFdM$2S-^4#8$k+xVYT)KBpf9%0Ke?Kp|9ti?TMu6
zNx*ls0u9Hk=;!~K#4EY?Y<gM|)QJzSq3lhfi~tR}AVE=fEQzW4-wY*HAOgYUJQJxf
z(1%SjO!tkODt<ZKEa$)N!G7q!7NUD!i6YvlH`*))8EJOL=2z=q|Av;`uU{y7cN7PK
z|B!qp*VGXh80oh&5|>EI#f=$|#Sq_*E+ExSO5>D1Q2wG9l8E$T5&kL9o_tpEKG!TR
z*tGq97fQXK+=*t8I)T!3?lSLypBbxRm-#s<g^aR^`1U2jc&1HW9=0Ym+XJ3vz;ZQH
z77BS!p`*K#T2U27x+Ez~6=<f(BWzE0-kf-NovdoEsqQ3fH^gGAlspHmv?gW+3&klU
zN~44u43=6mFhrV0eqm9FE1iOgiErKle1~G|(wFo@@Ejc6zx{cxgrV*z`&jz*Q)g1C
zYMbNw&@@IF=nT{O7net5db<e~Vuk%txY1CQC`;%?NJ*12mOe?Ud_+D17>QKMl(*tT
zU2os+OD9Bn`(wu1fT^09l5go<l}SeyhJ9so)WfOj2sUbyQ(%|vkbhrwo}eJ-{5LxZ
zIGB__kUxag?xK7$ty(?3LP~j+E^-MNXP=&mVoZ27BBogvG?<r#5=^Iu9rrBW&XW^L
zt6i(*^o{&Bw+vBh)a+{TLJ;EPn?nq%+Q&C^=Kwt4g4iD(z~4#LA{ZR`I*-eyVVaa0
zw8Lkb#&`w9U#nl3CW*|NoFG5R*R>EPIbDT;qD%tX7lAZF3Ad1PQB)gW=rTF%+UA#j
zOD6(@U=bIGlhX~cvbhKn+ys3g-O0k9Z8(xqHY+*WJP&i2<XJr9#M^aU0EgZ(pP--F
z{*wT~+XXz9v3lLiht~70O#}xyif$rW&Agx}>378HVPM<Q+6`ta2>cf7zaLhK`7_>n
z!l4%jHT#cfeicuQ2h6f|P_zElb51nOs2ecy7#z(Ccn`PWKznv-q38J#*h9Z2uljjH
zP;-1YL}yB;YWtb`e9Kx3L3!ZK7>zud@bhM7jEfDNKtu1k`B@EQkF<IbQ0@v3D40nT
z^uOndaJp>PVw^7j_H1IZ#2rW$95t^Sw12Yc&EujH<h2KK=~?7|NcH2bll*ezg>czO
zs-xo)kz1)^gZRwZ+q>W?m5X8;(~Z%CK-sSHMt2X%oY9R!#f6M@GsW<+S#fE>tLmab
z{c-oYrw?D4TeViOleS2bL%CT@+>dLDw7kh0g^Xne6@u%DJIe&H1Q%zLy&OT=nc`lp
zJhu!Mj(pU^2-2OVCxRSgVXk;8p*PK4)*|)g%T;t7nv?6=uqQTk#dUNs_!MrKKKdzG
zYFIaAVbPLh(fZD$L(AKef=ykJ7W|F;T;>FTZJ7D`d;5J68zmww|1}k8yvPg%LZH)O
zmYu-R`tw7FQya1xO-T~~$wB+*<8GmrA~r_{CiMyd8aQQQ+r=YY%bw_s(Dp&Lg<e9C
zG(yE%c7_AwAb?>N>9^Ml1xFaP)h?_OVYWSZl+{`*Bc<hQ3FhA}<9<~2%%4?uc85Jf
z%FO%I#@>I#p1<(aesKWfDVt0|d#{7>8C?&%yrpXx80v_nqjySX#5;`m<S&zkN*n7t
znx1ur(Y2Bvstr`<$vB%fr$cX8UrxTuCJX}-bGkiH7>qou6rlEOaUJvuo7mN@B@}Wm
ze2CaP_L+VV+e%BN6_f6#IdKBp;vw6=G5VP86K6g!vv`)67Ov+vUW=prO#C?)sw4I7
z%G%DkOjuQ0mWv{^{{DZC=h5q{BrXMfU|#m=6u-QWE{Ob|yBSc7O;`zUew)R(pP&P&
zZLU;yg!B<b4kpl`;w!fOsHgkk9phrVTzU4G*Mc|9&BnyJlo2p-nstf^TjbB|;KZd4
z+Y<7_wj4Xr(f`?#2w&Y}&sqX8QAQImVc!fity0QpH{fClB=Di>@0uK|eDR+_&0D&0
zQ06m<N<xS@?xlLJ_LqZs+Ru}VC=e&6KeUo-^LQT~5Qc*Aj~?J6GDaFQ!?pE)iV7j&
z&x6hq8U0ozFG9eYff-}<V9n(T-;>Q_l*f2aTKTtdlXww3RI)DIGUyop&40xhNHEZd
zg&@;CAu96zF|$Cn^DMB4W5{2)YVe&IPJKYgeNqInvl|d}Yu;j8>D8XPI!qO30zZtJ
z4MzJF92@9B%Yd{=Fw{WXIw2DX#nQ?ocQoP)zAC9fWSYkEG>Or=pw2zOtL~9!+1YNv
z{)Bpvrv4S0;U~g-1JCje1SJiJTVV&E`ehx<{=}eb+Co_C<>*>dh|4ST=Hb=b`pj3@
z%@;j`J#~$WIIJiyIjvnQr9elUx1fV(2*S>uIUz?&zS@6bJ)jid3V8!Dn~_;}rwsjL
zF&zt&`ZUBW%1-ZEy_)aS2@8n%9!CdSVTlrD+;AIBgDf1yl=L|4qS|Sd<lSR2nL*~*
zD&Qy?4^Ux#Nb0AT=pi|mwoEK=UlmqV2-GTLFE%&xGy|nXD&-R`q{Dh|G2-SFJX@mb
zNpYftNjo0q&y=`>r~#@y;b%AqKZEVR%bMlMXgUBLx&oY6NnvJob9^FC0CRVe|0#T3
zMQJY>Q4#2jFYPxXdQl3M@aqGXXS<Nj`OX|Qi=cbhvYR$f<0!huS0w?)P5g`LE7g!h
z-E#<x2qWzVG!%S_;GgdNoPip2Stb%Bn->8bQF({uMo6w+i362UJN_XVnIpxef9@Su
zjE*2d6-*ygxlyRhQ+Zc@)}WxWAz@-9H}Q{)X{n0~v?_(|5RGCs?N^U|QTT1%U+`&-
zrs(SEvNIO6+Y>s#H!PF_a0;pdMwl)rnlq<g3gZ|jQ8qcPqd$E;lp`Yq+3!qcRV7qX
zi70aa<Tnf~86tWRsJ$1~KU&D@21$fEs&$yq633V&4TV3gi;1TLsTqT415RbcOr@sj
z%Ft4SgxvLIZYN1!0-1vsuKHJTQHAp70i|vY8EpuNKL`~Az<!e$_|KiuAM~!`y1<Dl
zQhHDZS-FuW3=Eq0_qtbhgB?lc`nO15tzX57@SH;1MqBBUruH?&8EGJ@(q9~B7R6lK
z#ZA9Gt(Usknputt=~p{Z(phjazN#;lZ@Rqr8T;vjizQ$rEQ#6DuMTBpAAz%3T%Fl)
zbV%6-asE-%^Evn){n_8gEHhSioWvNqH+b?VX+G{g7Tq=_D?P}yBaRyLEuj=8pH{ce
zyhXH@%_OJN7cGEUE8k&Su=f|PWZj#jQB~NeHE=X;E7`Jl3|ye^3<*Cuw^F<P+Il)o
z+wb04n6t3IJG?(G+F$5?bF?2q1No=nWVTG3oqNo47m$D-D{Qq<su7G-Ti3n0xd>)3
z(Mk$zYMhQ4%Y@*|+H+v=_Ogf&%jXLhx*yPfshA;3Q0iduT9Q59Hsk!Qf>cR4N`VV3
z)vp+@TwQ1~AJ>~WI^!Ly)@LGeoq;Z0FqzQU2K&<XYW#$|hg{M+Rcll2i-1JqY+tpP
zw2qm)Km(kvKD9X_KgXy=#I49ZFx@=yZe2Nv@gh&#`#CBQ-#@^L7G!Qm9GMQ$(uKjs
zHrUcj4>weE-wnQZT+iPou}K<Nq`KNnfP6Udhz@BNaDyJ+3(nPhiI0bm*ZW>2|GKy?
zq06BZ&7jS0=<T{>uLGfdw*|6Ghv@0WVHdEXx4s_Mw&jsmXlEBd30WOB8`=$C=q|xM
zl<Nf(jD!A!4hhD|rw1d<*2+&g5e=p<==aS@i`b&9P5~qQmnd-2G=P7$iUChywhSZR
zIau%nnF%rWakm?MK#Q>Jzk@eya9n`-=DdZP93h>1RItw_kuuBwo#i;hY9M$OFT~z7
zzo5bL0~6xUOR6FMMP``b(y5O{bVw};Z3>v72_8Dcv8+e*@VtHy1@ZWvdvXaQLR=|w
z518Oqe)s?1VMrJ;d3L%S!+p@qApaY}tnh_4nicn$2-b!dVqlcNIKz}r0DVN#Hb5Tw
z@n`sOG^wviXLLwqsUq&!c^AU@*Da8S9Suy*g2^F%$_gd$ESW8qzW+YO9+WyEa;lpY
zzfRk4MD5f}qEH6V2HY2BL~y`!@o(!1{^Z{rFq#m=T)gPvs*Ofb)tw0|1QVApfvN%N
z+o_Yph=(m30RD~B7D*Fm%b#|>5GR%<%BZbYFGOejQw!5csIuWj@tSQ96%z`&e!w9(
zyxzRiaJGN+-4od5!+m63dlPAPpi}+Gq1#f2HOC~;vI@`z2<Ov(qaIojl4fajKnVWc
zw%X<kd%85epZfTgT#H}sK@xs%)e~RlEk(91FTKA?Q}FA{TU5{u?bZ`%Z|UvT>JQF&
ze$Odihvp4QOX%(kX0`!*PF<pqvbieY(0fdeMiAG%K2}KYNcud9QC>U$fQCYYsTH?o
zIh;hef6}V{rwI-laL&|_1coEX)cK<Rp>ezPy3B$RcqfkLb3ht#boXG2Vw?uS(mGI@
zbk>#Z{yucwu-dLnS?@X2eMg7uJ<<uBv)WeneU32S_JH!Q3_OgQjeSrPt&pn$>%(oj
zzI*+SSfS7P&YON-d!8xqS?|oM5Gnp%5!+39)RbXDk$jZdaNByWDFi7%`?>IhugB%O
zVNrsagoT72qgnVZJ2j%|S&&_T{}$BN^QF)BQxj$hkb$dr*Y*4IhAmA&2O_U)dVWNu
z^C*SU^>ORZq@LE?@Cz-DRncIiuK8V&S+{&Gd#<@Zbq4S5#9_8?<??;fW_;wDj_2F2
zPrd7WzH!&w+Bcpv6Y2Mw?XKU+*?XRSz7Llp<h^Qq(@i^<=zVOuTz|e3E<4Ti=8Ju9
zIZ|_v%lBAeYXXnlhpnkhr@wM&$r;yBurx#8#*lg_a4OgDsx=z}r17CbL>qlp+q&;x
zoXywVk6MFwe05Kk$<Ld3O_~lxoROXMt6PSt%S{+^3-s}=!lutHiEw+5R&{!OJfGMg
z^{e`+ZqbJ;iWi&ESu`Hl6Xqs19yL(%<^(lVOFuHAE?+HpIa<)SUIFjjzCjbNa%<q=
z%m*CrYoJ_l$d~Tzd)H_XrEPXdw_OZ}<>=gvV6AVfYyDx1A2c0-No(s|SGq5UA>cI(
zkXO|90{m<)DyxUvvYtbJ_|)9_N%Qv2o9x4aiI-8O#csOw0>p#t^{KGdjD>~!iSH&S
zOSvA|<CZyRKT>QX;=mD!tq|A5PtozOWrOn2w4*r>Mh3JwuIKQ_u!o+j+sT<XF5!*^
zB*&fLghZYw0$_LB-r-Wb+JX*GB=hOsH6c)%?8BP-h}9LXhLdIxt&K=Qt?~oS<80fm
zvn%}}p)N8bzUuLQb8J*g>s^*fg*wjR7uC3`3Uxi`j3V3k^t*(6y=pH`Zj|Qk`$?T}
z-g_|Ab!l_P;x~QmP@g*m3>sIJn){S{oaiHJ3{%xu(KY7e>D|Vgk*`P%n${(EI=Qh7
zGZBhZ;G%h>(dndy$)`x7Qw11x`j`~Ov2*Z&Kx<z*hno*}DvRdlWWO5tL^vtH+jF<s
z*9@9!b=m}n7&ydze?_WA*A|vzMAyDy9bomqpHz}>SRtD5*VfK~O>`i*qorlEY29^d
zBT?R!MUhEv9ERfmqodI$xkdfq^iwXHXyk=xc^nEbif<M%I;3i)drtj7d-z0lf#~_e
zra(NT)ZyJOF0?qX1k+z&HuX+W0;o|EZEIDirb4z(*+NO4eAzock6K6K0#Uo~-?SaN
z=Ps881QHKq``O;jJv_qijR|yC6q&Gp!D&x_?oeMu2O=&B8urw#=eTn~yM8xdXgg0c
z=mLs@<N#&OhdWXTCbBJomVN7}Kh}XdE4WEG=FU7PtOnqnp{M&Z4uGS6eYzK<XxDFG
z(pk7VGwZsuCi&7lJuLm`#!Nr+LgCelb{yf#NDXN(0y1cgqD|mm{{AYYkfU5kq}{{F
z9W|!TS``uln}8rF^g?|IUXh{^6Ys;Js^+uQ7O@Ep{tJzgJ=gvfgkV!X?S<6ka(NDc
zpPIs>URwgPA^LZ^30A&q*i&Vl;T$CCmVUEBc{{Ku`e`WXhZ^(nJ7J;t>i;BdBTO#`
z+^~IMm1|kqe>N1+aM1$2c-5Qx?og~$w%@P{R_q-IMh(F%g%Aq2aXC(;1mR{sO#&F2
zRBKi<^7)k--oT3KarY~Tnx%led(L|f*N2JM$0oo#uiLP$n!V(6$*B4^gIx~+!ld6u
zKW&Uz$Z{K-NW-*b=T4udcXjRm#Too^2LvOzbPfuv1ateSLAl1po_me{@a*B}Jm;Z*
z?fU<(CrW)J!^6{J;3ix#yx&i&!*T>14Zv)*W(N6~RQ+TqO>yqt7vf}?q<d7Cz!iS&
z?VFggW;d=Lgg+?J(rnRt#(ArOko~EfC>|==2ZLXVep54S(VQ%r!W!L6hi1UwEj~u?
zO9WPQkX!rhHXqz7t3;tS%79;rkBTtDASV@uql#2U!LG<<j3u<@qWE*&wh{>VtjTY)
zQ2+e-USA44N|FWA<enJu=c0r@G7$2E9qD$QgV1oYiGV+y5~TPBKfsw>b1CjHNWjn;
z%1X6;fu?N=!qRhI96Ul$k(_|fGa(1(Chw=?-8qi;N1ERMOtyGlKDR#u<1>Paav(-n
zr!d3*b+aFN{yEt*;DAZUi786SfjexXo|jGPov;^sTqkKS&`}+~M1vpBt2DOzJXy%~
zaVsXp04nTgRG|~!=el;>_-k8=%U)I8;k|2#)ay?luG)(MZk$Nv>GJn4vk#|5N4@=E
ze(J(OccS)22W9*^%@xmal-B1fxLmaRz~&-)(9#l277cmyn^{P?;JeP};leJ`#qbK-
zB;Mah@Iy|HjlZk7eiRH_Ike&D-WYYA&;))MUSfwvT-0HoPvyYN8>^d*nj2PVVp@@o
ze<hVkRn<f%tuChLLZpPEw`^m7Z<D+z)q=d8+L!gs0r0$M1<QYDsEw`9pO2;)u%D2y
z2gp!Q0w<EhT96jrB6)!=Lx*&@?uH1s4q3dw#g0eJyc@Y2ubtjKTAc(#?uyBU`NJsE
z1M=RA%xO6KxwJ!=QoA6%j@3(jyFL|a^V+>u=vY{FbE{yW6R3M24JUU$3J_vO;kS+z
z9)5@WvKIA+;{fIC?%JG*2r%Hp>c^ZY{K^0KXtE-;QEjvp`Y-yDFX&4Jwe?Mnrx=8z
z0V~_%=@xn)b%WY1Pz0Qc+S-($ra=Q4Rt9&V7oYN`GHw3R)>Z0EQzjm>w8xqT1%Xc7
z6TP1kW}4{w(NTYw^~N^Qg@4171!oX0BJxi%&dY$p3I`4Xj<)fFEVGH08ZHY@=F<{d
zXg!L|{o>D-BPm27>`j);eOhvp0C;D&qE_J_)qY#G<yXBbzLppDk?o??58&tRw?9n5
z&!!az6)vL}Kj!COsC~UV@Fq<IfTy{&EdmNECDbY)2`Sl|FV1-z`rV6PU*`fC#YBJ4
zD}_8%A+7w4FJc&G?1?q#v$Cs<1B8i7jW};7Uj7c6I(c(m%^%vM7wAKvOU^eC+Rson
z0rm&*y)S4zJXCN+kxwx<S)+vc3Xj}_7uwe^oqi#t9E`F!<Q8EL(gz`47;HgKhCb{`
z;f68&NWZbQF?~I_B*74TCWx+@v~xxE9!S}vpSS!UrRFbgo><jktv)%t0kzEsNTf9J
zpWsI&@wh{P=!Cc7>$p}8$!!v!Mh8~d(~9G^(kTS~m3~0*tv<uwRQSK(LNLGHE=S6e
z34(|;$#kMQ7z-kRj*0MD@m&<vhPO}g(W9CQoe?jOR0t;N*qEsDKd;&9g6#iu7JMlJ
z?}(+p(;H%EwV?x1pV#x>ALVnX*w(ECpPZcR4}CFa!DC;)$84?Lg8(4sgn_m@`{Gei
z0R4-lQuG`G*0Qi$lZ$aBPMK8pATV*b6!(>38V7nO7{+x)4(m36>;v~(vKKZ3OyTLk
z_s#6c*yDbIJ+;wul<5M5;?cch76i0`p5pfKbNFz(#t+wk4`@|SAHAfyZXE3=juGdW
z*~5Cdg|<jX^KK)^V8fpje1_(<dka-g9BRsc$SV@>g73(OHYc#yL(Xx<*R1<EJ$Uyh
zT|!;JyU~DK;FsG6jmTGTJ_b-9YiFQe9Emquv}w$6IX^7)?N7a;ed@-GlS|c^sg<sa
zN;sOUD(2$PPSgwubR38Zr>bPI1X+NBC~u(6)O0$r=HrRA_jG*Lp;Y&bL=#myGYJt!
zzw*!w>Pk8jD$3H>6pS#3V~1HqM55?(7>uxQ_L$;>-g@O)P%f)SP$`5f_J1@rf`}io
z%JysN@d6VGzPOspQGoXzuDd@7RbrH4t?x5kGv#J)Juub3-N8+2eA`IY@m@f(ID*|R
zOjL&n>ifa(;wt}IIxzDGq@>l@_cVc!+Lkk`4FN=Pg*ugBQ!0o{#B{Q9&;~YZU7!+|
z0MBViXi3l^9%UB;$(gBK3q*fU$3qQN7>;-3%6qukjV7a<fkQ%Ff{qQ__>+q}jujo~
zPJ*XsF#)$PrE+>?Ap2#}WB49$&cB@)=ri5&#dc5#gPAxW_xKRk2JWN?pn6osMAFqK
z-S-d<y~(w1fiamyS^YA8EqX|q4zs)+_63leAM6}h(Sj1L?#v<??teF&^jV=h+~5&=
zBvM!9P;|rcThP48-^Y+~;w+v6(b`}OZMj6q$;pgUmR4_ICrIrjQQ?aJW|VbH8*WgF
z9i)&3WQh{lN>hz9&*n>%X#|8)ozUnie93ZEMf5Aht3~G$Kk(OhFk{-X(sM~*vUJHB
z6#e7R5IG-3hy$kNh!~WPUEnS{#ZFU_G+}na5#yVWh5;Ay;XS5tk#9wj&iH{%(nZq`
z;`F~an{p<HXEJQ&!Y+3}ESEd=zC0b<yfzs7sd~G<qh4TC{<R7OKsD4vlt5$f0BgI!
zCb>GL`0z9?h~irlea<uTpOeZM&!dCsQB}lLzZQ+H!1X?ijnHE_qG+sYnc(CN$=U3G
zJ6wDbf73QUa#cmH7WTDy+|`hfbA3_!b?L;K@Hrm)RMd>(gN3V*!$DF7Sx-sAH`HV<
zG%;DNYOS{5Kjt3%Q<Jj&)ZV=zvGduL%tTsVZk1~VU%t;HYxS)KIZkNli9P2iuSGLB
zhHcfg=dtn8s8u_g<F*PI)IwlUbkUjU)VTcY|LQUJdi#UBUPt$T7<<dGxPoR~bZ~cf
zcOBe<ySuwHxCaUD7TgI02ol`gJxCxpgF|q4OSqG7@3YT2_s4zipW$J8Rjpd9yQklJ
zySl2lzV1B;8m{ze(zg9N^|;}hF2{79?F;|B)gA-2xoz`x7w&!jR>PZ}LXw%Z#Ak6-
z>o@X5IS8pqesl1&T^Nv<Hq=vxHkczwhS|l@$Ec7JnexuCailmn{hS(BYs|uQ6z@^0
z&w)5iS|BD?nVu5HzAHEn)fQ5K{!~m$hA)dXemu*h%b7DbLP<M2Oa^>bQBY)^@=nnR
z<B0bojeT*qdc1p5&yU<sOEv1_d>ou<R{?5%hnym#NBr^Q%gW1snupOPA;~L`v$!>M
zae|BhQ@aQ5q3Bfj<(~t!W=0-a`Mzi4#KXFr9k;_jFsq>lGtU$lNyLR1qP)!3k>l@-
zbWVJvB`05s>Icwa3$Y>$a-w5?wq~JXJX6p;zO2Gbdev2VZaAg~%sh7Ldejwu@KS#4
z<Xi5MCF>8Y(^I^-ZyJj`Hm#fTuG9N%T9*kvJ!#^{E)D1rTJAAT3+RD}5XhR=O?%fZ
zLz=VJPa{*7PdztI(K?n%=pOwo_U}iHAN{p1?rl4Ibidm=8nCDlnz_z+*KPgi2{QVR
za9_cpsou9ueYV4{%?h@JZrO}qf-CT$9{LJ(iX#n%GiE&+Muedz1yu+78M#(1r3dYe
zoQPdQdW#LrI%6P(MRywuX&>*}PAi?0q{Y<Ey&t>dXC2I+bt*-4m6$)X#M3k#e*d8R
z?LnWd@`LDm{qX{`W<k}9e#Qwz*Gqe+09Qcm3q<zwV(QD@$$w;%bt=UnvdLBdk(F2~
zg*RZSln{MCI@GpZKKTB>zlb?>f++uA|JSl5Ow~^7gjXw|HR@`H8ygYknB-N#8>A6i
z*ObCPze%NY1G)6j8tHk*4HeKlK3TZ=IM)(etALVQQi=Cp{@ogs%v&k3qzFnr{eRus
zZCBa$=l`hAcSZOX9b-Pt7f?&QAGbiM2azB_p=r{C7*{Kg=JBl*zN3MYE5PP|H!Jq+
z+Y$1Hsiu40)z<y@B^{gs|K}xn|8>v*rJ&>AoB1F0t_1Wh*8hh-R|2_z1{tRi?<*>x
z-JJiI^(>IbW~!9vH6hLUpoiw614^!<;~hVbOj)h+T%^?d2H#<*8NO~xnA0Ql|GT+h
zBxUvg5H|R~RR4cAZv5Yp|7{fHeLF&o+JG442+_L?c~_9$S~r0h#RoC!znfnM$In_I
z{ox3CB1q>i5y;xsP0NIfRO%6%iShfKCZ>J(?r!kZrQH%TeOP!Hpec9Uq<D4jS#KoQ
zx5d7eKh-!${g|Sl7;N`$3aVqt=xBW0^G+9Ren`7M&)q!J??lHt(Ld}-|KiwH25}_T
zZI7%k@9wteT^ag%2N;5%@1@TF)LG1;aFqD=T~#W)a@nZVoBqw^X?SKKF61Rnv}hyh
zlk<JGB~|Y#)3aO}dOVZlj#upXVzR0n4f)8g%%RK!I{&P73bTTIY&r$_oO908PIs0z
z&z$x+Cf1Xe3hM>_e$W(~Wlwl-P@RAAWMiAyDI@li0DbwFD;Uo1Pdnbo<#!406QAht
z`q+ojOXh)@IrmSOAG1)pzj#aWm_7Nci~R|~ugmCzB6$;Xma#kGYIAJ=)Q973G~ji9
zJlssyY?akV%TNpn=^Y$%)3+D*IgAL7+PKE;IUc4_WfwZfS`$9yM$yLNwwpedz2W`a
z@ECj^P|EpY{gd{UJa({mz9kqR$M9Tn@;GAwDY6DvZ98*AZ#^VwjZ2g0Ok+i2+2y4D
z!-1&RK--bflj{Drs4p25_kR@s@CLgcpxummulwSh_oemj)ciK@0;A1hws4cm07XBq
z6_Cp(F}DZOMY`i&QSTUJk^d_r0n!Yk+7UE`QHy=uyG02iHsgoAZG>wO`TM~sN4Dgn
z%M0z>q&?}L-Ww#fc+)XHJ9}5@Jws`%rB=!tHL<<WBT8YC*)Yz<0Uq$9kSP{UwzU>N
z3u}x5Wm3t;=Yi|ZvGbpdNPmptB)(s!F>kkp;Bbcp{OHHz;}uGo7ZEY&Zrzo6S##?a
ziIUu>+mJe3AN;k4Q{_VEK<(o7S#1{isbJ~yVSD~?^suBZV9a;Ycj9p5z{j^ZP4aYF
zSdK+jPr>Y&eTjcrd}4wU<g-S`gEK~TNMBPx?w<*_W3%=<F9e<+=klR0b#&{1rWv>I
z2*8P2+^$kH5-=U}8o31n8&fC|A@HZK@Ugm2w#3wV(%BBBhms-#9ijWwu8aeXYN&mS
z%o5CEbhM=kd)x-DBML<eM;0ABc*jZn65iy72)iuFQO=kIIFTF-nMOR{v2qFY@$m3}
z5_$@GH$nfdU(GH@tXaMX1XPj#^?cl$Q)nG`icvUs>kX78;o<kFb*fpJ;NWE%;6|3!
zmi>9FuaTF>0n`7+xN?fM>oUODl^%Lu6emV~8~GMV7vOf@Ew&;2cV*?3cKOGu0TwQV
zM8nq~<GQ_F-<)s9$xpENRV#UFoZnNG#Aup_)LQq=R5~?s^!deDeXOr#^~H!yASVLr
zkHIA>PG(g1HiqSR-Zq^=4yYzn&9tF9w!{KA7~wR{_^W%WK8FIA&N6Yii0Osuv6Nf=
ztxcbXm;jZq#@?RBhRTYQlk<4n_~*}(G-H8Ne!q?;Igy3hg^6Q<MRUiAFHUCtY=c{{
zlw^sBMI8(t2xNZY*VD0(VDg0YF3ns%)*{7uThB?A=Ajb?NEu5*X2?b}Bo7-EE4At=
z@#wp1(;Uc$n1(RWV|N>;7)_ZkhcK_`XZ-Fy0g=fF>9dtm+R@SE@gYZfZ5yKah|%+t
z@T31m3Li48x_wDat%luajvb5HL*1SPvsjTR_~UY#!Lg@wSjxg;MP9^!WXGp2%KaAs
zOAl_v`Q6*Bp&^dK0*BCt0~f%@`4mE*rRDARPtCH(O@~9~oEJW0;YC|YZ4_PWr{xq<
zAUc>-PtBmd$Q~6#0nNM;P)l+(!xE#FXF7+gnBXqd!vG{FlQ-t@Zskk#R3MLCx=LC&
zG!dE-0b9~w4-+5uoQVx<jQRG}hlEVtn>CS$Njr-7j|hj?U43zh*)3qX#*qytR_)HI
zu%ognfd}Pld}&vSv%7#)ZY8sg&9Ec37(<OOgDSaOk2lC!jcPYme1_p_n_*9RNbkvi
zKD`G&Y_<rdSgk_;xiHi4B^6F0^A#zRP`gN={^$_J?OzY&*FEGOW-p;c4IheL<d<(2
z-1Obdpd$4GL>!?m^w3JTu()BZt7BVhm@|R68+cRn#NmDYsr_s_97`He;LYA`TAz(3
zCV`S!2$BM+Z4bk>nvYQylSo43YZ2OyQ%hJZE}l;B*m7DwC^yX^#9}lfeQJ9U_ZXsF
z0ws0@oX-;$d|MM@F}z~A6lN%^`b58k_7I`Ox&gXn(H1MIbQg`ZET%$0=y*gv&2_JT
zD!={=A~j7+I!BekFKOS}am3x@puGj(+3fJA6M+~=U^%6LW{7Ya=FWIKaSaEU5e#xn
zJsSv7n`D({^&Z6}k{V7DYB2z!XkZ)fZo~nHaqTIaFbg9iD>#z~rD)yavqGuJ%Mc|n
zp+V+UOE$G{mVbl&QGqZh8b1mRVv=bpZA6DzCkTve>H3dg{@4y+E*m-}8^laWTH{;B
zEN6Fkqz6y>O<}^ZlHY({ea~LkzEU%x3fxrXM2@pc3u1w}7@a2#Wu;C5pSo_c&vj9(
zVo)qvu@2@xOn$VpM4c0>+E%umv3{_Fw&Sv^r_P@cIaEI2+zNFIo8B3jvF2h)pc%zP
zTHn>Ni0QBOY7SFlk{G5hMF5v`E&t}Er@ml^?3?n##I&n9eHfM<k(LhZt#qDMmX458
zp@pTV{$g@6)_w48l+toBMAM-aScZ=cP9?%$$YcnEoA$#@CnuEVsfgCfso{bnl3thI
zm~fu5vBgZ0kY<mLnQ%d+=8CB}eAoPvWd;bJq$(3p;EyIq$8qY-)f~Z3m(nKGg{9VP
zA3=e_(u$x&k{%BBEwZgG8@@xd#3!bvR92Q+w;(RA+hRp5_G3>gKas9hm3~l`vL>dU
z$IOY+|6t%MjAyAgcmb(AI~cJb$w%9!<!5uQogEd!7tZ^rWdWOl1sMrM5_cL!Q`SCZ
zR9t94=5~2lFmXOEMJJAG{qqT%9A*Kb1g#s&n=@og+5E=Dn0BpGpy=sg${@lV)-;F@
z_(c`NyBZJv5?&DnNx)zy7!w-QL>VKk0cDwGiB9c_Nsu&*-`X=jUyokPf2tOZ;rZ`|
z#{6OSKG8RVK{o#`@nuQzE2xTeqyjnoJjLbBlBCVoW{<QtaR>!hx(VaCluM5K91X`R
zQHd%sNk_U3KT(AmcB8%}+qd*!$}7QQ(bIb2RkX?6HZrSA9jw{^dS_<Wsq!$^qa%ya
zcjbQv-9bWUIC_xR*U43l+o53Mg;7{V=e+P^QYr++Kf0m<Q*9A#o;><8c<+p^?E+9P
zD`FYk5rnWrdcS0EM)Mzlak3~%>%GQ>so0m5Q96wmCGf(JuksjdZ!7tG3$|kOCbXw6
zMdq+!F2VJe(^n{VqA-s(0il<8lgMD_JAc*6Kznj=`6{m_nT9RR9n*bgW1GqIgBnk5
zpQ*!a+<>=wGfEKxPz2ehxb8nUtHLCHTO*L{wT`*%img7kt@_NuW4bs52j~8gr?VLK
zc&@!#k5-RUtW1__jO6L@nYX%eOCATcIBlo?O&wkbhw~Hi{qY$iBi8<xNyERx5pD@*
zCbzZZrWgi8+4Ch$f<%cv>MQ58?X)^wCSInuBf&fu+qa>-ruoIwZsw}Glwb5Tg62E;
zd&Z#aalXx*hSXQLZBvf{nRgy`{Sq%SBlkRL-Uqhmbm{q$kC+bPWA!|eULtwW;W~o}
zt9<s$Sjl34m~-CS!V~QNbou7L1kh`Pdw<s!@w<#`2)O+8v1F=@Ue{pI=^LfaW=QzL
zGG^&Z?hIxrIi|3vsoXgCZ_14D1-sn=x8xrZC+6s@vn!yInu+cdHs2d0SV}XsV5M;F
z;x!^F6FfPho{HbtK{XoRrJl+oK4uLMwBAhn-gspHu=p;Lz<pW!d^VDYto1F8G_o>%
zFP?xA`KpyuxkpgcP*6Fe=l4~u%co>!mi=n{l0h^9*-v=D@4vh<2^Y~H_X#tsw39T3
z_EDh6OIi8dpFJ4T5lfyZy<0%*fyqCBpp!3AO4RZv*|}B=&1f_jiwewGFj(q>?z~AH
zTqSye>7eh(Evm7utg>(nf=L=kV+23H>S30k-w&Cd67pJI1HAgDy<vMX@E&T<y@eMr
zKiEduaWILu&!pe~=FAw<M%NNlhI1=;?oEs4-**Y=wiZ?V6d7Um@9XK=-Uy;TN9(r}
zhsyNB*Unw-jQrdk&X&!K#m@64)bfe}c~Q}gjlFsK5rY{OB>G<bVLde|f_xawUvR%+
z7w#Wc|5R-Vobz&YewZxFfSaV%E{+mupj?V&i2gLX&rdJ}%sv5HOK$jE<skFsi1N}9
ziBQrlst&RLbgFY=pp~2a$;Gf+gy>ShbuRMp&(8F0UMwfsVO^y!4vLPl_D)QrvS>Ig
zH{A<H@zupPM@FOPQkaFz^(VxR{+X^_Gxb18+#*lP&KtL_K3sOzNP<B*H!9<34iR=~
z0$E>?RDy%@mC>!G$=`IoXov*Ldvf)<VHvkq0t8~>clSF}J>-6p?_J6x#45c3T05jM
zr#pf4K_Lf!0_aQ)pBm0uKVu}f5^gL#2TVA(DBb2ktt#G-8XRQ8+>-R&G}T_YVKZ)s
zi6qGei-;nQH<8Sk|AgHr_A4@J^dhD;j<p*|Q{tUQMxa;bY|Au@g#%?p$F^$LlTIrc
z#rqkzD$TMRmNj9I!pMakv8el&AIUcSHFA9inIX3PZvC4smc-zBEpQ7z`xVp2=bih$
zOE{d!gFAnp@z$keexxma8TR@ERpDxbk&HTS|67FJt<JFVf$Nr(WNTw4rPWRn0_7=+
zgSyq%v8)kh38C2cGq^t;6m~<`HBa;^_bn{E0{1WE+6URa@wlrPjib@rz}wO<zYz_p
zV7_dIv*Wn_&e*{q=yB;f4u%#(bVHO4CwkHch3sleWU}!jr%LdPoZ|Cga8N`~nx(9^
z+93ERIz(RYDace9caj?M$=PaRfNVrJ@-5;L7^vS!Z6oU5uW;T}xLjlJeagXA4_qL?
zcRkDuVMMh4hn7#oh;*cRBP#N}4;?8wXPEAoA_S6W0d>Y_F^~{uJ1Avb?r6j#1Tcda
z$>~|<Pz$~}Bld(~u2G07MQIT;oGyi{OFsh!C_!XH<8BRQM&aAMLvvU0#t~2dmtYUT
zJ5a|O(MbkAgpY6naDD;ZoD#<kXpZ(-3WqX;w=awZ;yR`9c?Q<ZR-0ry^cptNGcwjp
zjf{IzE#;`WxI$^<CcJ*BR^%ncIF$0`$(I1|<cd@zOD+``{)qrsM*dPfnv)O+XVW8v
zHwPz<o@G5wFXL=#&AH42CzBK@s9jWJ4dE|D8CiNeO61TKTT!6BT*Vj5k$n!v8H#<3
zSoOR}91APtV~|gwHnysHc5Pw;96e+nA2uYZ>=+_u_=mu9ef`8iWwEm7`3odxxF49f
zuyG2|Y<hO#;_%R<R8fM+PB~JA66p#BieGOfjF7JZA|GaH*1kl@{53R|oD*>VQsjQ0
zAD|PtgD5PczZI2H7S|tpI^nggA|_CLnJC+Y(1uaJ6dhJ!+IpJkbFOKNVfxv);^W_M
z2A4t56rEQbGHFhe8y?v!XJKkJ%K@MsXH_hVm6i`QWdYfBOTKYWAfLEqm)Vbga$T&#
zGJn6^v)o7{j>#y+Nn|lh;+f=+u1aUwdB>sh3c<XN#;A)tu0C5F9^zi*oJ>#zZ|h9W
zV5GAS$HVy9G!ND0VDl7v@^|M9VKIHs<leTo-mLxGDkvs>r6M49P{q4S74w^@pl~#j
zl^~HoyZg81)^zHCo!^PmJ^Mj`mWR*q6}&v0*od3QA2V)+LrnHr^s>jHhBHsj==!G`
zfGmMA?-9l)$-x#75?v1Y)5uvrO(|%C2CxL^)hq6g_m_Kp^6x&I<33Xro(}44l_(0x
zt1E+LS0KG*!lW$yNL6MG7b?X;Wua_DmHETR?ov9KP;%e4VV`a|{vJ^SXjpB#Yr5*<
zVvw4;#4@6*s(v*n4eOtrfl8!?u!4lpMUa{wyn2%BOy3fPJ}G@oZyEUzJ0WANYOIni
zeY?0&%Q&}i+?J23$oQd&uC(+J_lFM&sWv0m&l{5ziiQR(<md$d=<K=(am882amBFV
z^H_r7i{2E$l^@Mv1u#aInNqEdzo;pjC2*)2BJ6wpOQ@TTN5^c&YNL}8*7<Ii1FxyO
zK@w00vUNUwbIxXKbaZ$qHqd7!rPLD*MzrJYb{{saxa63o<829G{WgUhz0SjisJ&XK
zeb_Cn(rK63QcHI~^AAM`7TJj3EVc;$&5bwi5~rvw_%!+$S0ZSs#Vq+GcZM7xO&9DP
zPrKG0OgizT)&OVClh_w@z{D)`d_2_|Y(B?@ysoP8!0?DstGJJ9mAger|M!F3K<iac
z>fzBB=UegM_jPh5Tvg2yYolicd~C!s+AcHpwVS$D&lzTPq`wzAS-r~pQPabGyedBJ
z&GAHk61@WGk0TLgyC3%~_MuIgUJW+=v=Yay7=AI>WofMa8WnI(J?zu{{*KkK<EZ)v
zN5a~owIIA?7GxIWq&M?3kAMO#Fu1*V8Dx5g3>P21@e#A>?LM4+m^+{$g0I?y<mPs(
zyz#Q0jd2JznEpu&XMiHfvES6Fkhgaonswv&3gdl!@~6}%mi51+jY%VrR2&xtQ>+xQ
zcyz_ui^lmSO_D!bX;ElD@5zmAiej0q$&^IAN=tV^2D4-0b`SSu9zsv=$nze?+_kJ}
zFgx67@JWT5MEiS?7eeto2zh&86ODp$$jCINub}`OQFy73^7@<nz_NiIxr-2)q%rJP
z7%aeI81MV@CVRO-7#^smc9K34cz-i-ro@%*%9E$0*xy*KjzBsk#=#CQrf2Z{NQH|S
zCL5L!-zh-W(IkBSxe@%SoV^MyHuJj<4sAXBii9Z3SL>SZQj^2fKUr0gztYvtxNlv1
zV}rz(DxOv}HUFwWM-^XnWs9T59#^v}jqkTH7olbZ`4GCU3}*>9ik!i?!K=kR{f&^I
ztfk)^4diWMhQ1Cn4nI2`-Cn|R2H*}9i;5&febUK1el6gKuV`hU3B}kwt6O`v858s;
zdDC9cY9@c5*HkdrLQi+bzG2>(AQ{9K%n<aOW6%fWoJ(CvKAARfB3<``T3Eiq$O#=F
zV6IVPs_%NE$8<3qDdDTddegT+Yi23!pVhfMq6Wc+MjNK;%nojeYr&2Ap@4JVvb2)l
z<Jj3UtjU@ipB9cmhr&7cdjvO}N}rR*;7=+rHwo`0DRuYwi+FJH1(8ww07<xxCr~FV
zArZ@adGNdoYkyp|_DHmRw7<0CG-YP*8R-bpv63;A*Vrf7$aI)<gztUJK>-egb4`LU
zNM_))sXWF)-Tzu~k^jN%gCmJ;503b7vZlqd?c4GhPRGSO5msm@wZ(`K5mN6b789Aa
z0bYb{j;wm#NXc;oszCdd&_6gi#C~EV84}y5xEE7;XbtsZ{@ld?punfor=mIVKD?%)
ztRYLU!X~)riDJdEMTvqpsL1a)@#P$xgp!H7PVYZWO9tiR>mi1UhJBHC3P!yH&W?#w
z7|Qy@&wS+lt!g5fqZ=b@`~7VTwN(WQkE-Oi=@Wyj=sUvJ@(fQ&f%PdsRM>YBm0WYM
z1?H(=cPv|8bkH{Brydkc;IVKRd*M_iKoqN8s~EEO3=eaO^Farr506209&&cd!6o}Z
zHHz&adHuvnxTw@Eh$wMnIHBFEte*)yJ75{!O)Vvfp{024Rb*vT7}R9!snQk24*GUw
zkeZO9ubbS2{^v=AjRC$d=842L><Ar<5cJKhYwk6AJF5x#NoNW=Xdr;=>DyN!;PAtZ
zfy;q`yuUNmlZ~(J&uxNmGt?m9)8f@6Tus(StIBqk$Ov4!czl23P(nf=8>QJsB}!zj
zQQEQb!bV4xb&WyUS)=V2qw%!_KNl)HP|B*Vpksp7Y&?@Qh5RED&Gwwao`+j1peGL1
zpY6lOV(YrJ1_N9(<dpplXJrh@Q6Q^AXC2^<OKmLhA(r-<Yq#Y^LL)U{Ir<}>)v%JM
zbMXh2JZVJW8rSe?k$Ds`&uO%&7;JZ36~OcxYY4#=G11kUL4Uk?jpYhqPHoJ&jF;a0
zFfPIq>PO)ANQhoH`Iq@W7Oh#jU|=Mk>}w$#m<7<ygUT+9I259X+^?jh@`K$GzWWQb
zDOR7-*Z5`ZiNuCFjzm-5>iY;nGhSaIM0>NKLhgiTYds7GPv|XGI?qhPXUl!ZuNTT^
z4o-R}HrP)6<I9r29hyoiEMUil6|gyI%s7ainMcM6us-b-kx9r2hXrQnO7uQ7QkscZ
zTJ0-^d-=qkWQ1|XJ}hBAH#!jxj1$n9B?ONAtyuj!H{*0wJTzeGHJG;e$70{{c03Ed
z&IXb*=~*!}@VJbrtDfjZF|3z17VCx>Dog@y8oIh|e1W3^S(9MPQ`+WjLQTEzfe-*m
z-LF6ht<{(P5=lo1rX}oYKCJN1=J6u}1WW){OkqQgza*`$oRI@s+mHdRg>ZoIUUJls
zb5?+?m-7H4SJFthv0QZjG!JkDN({yvH3SI2uR|C#D8?_CYq10*tT^#}$yj9*7tW1R
zk<rr{oR<Id>#1cGNCe;i3t*o6w+ST=s-6cx2r!WapbA(RU$Lw~j*zbDBZr)G14aRa
z-2I>|JCrjfq(|eH1a{mOR(^Gncfk+h@cpJ-fL00^b7{<^p_mPr{s%p%e)L9w`D|ha
z6erut8XY|0oFf4TH7>g>Dkt@&K8_aY)qga?m|y#URDFylGAFSPS(HuttLOeK5bYzm
zg77nGk`pl#9(LY*`fSh^lNAk-{<SAZ-@M}F0|5Xm4OI^VKR^g;g_$5xe}dH1|JK>~
z^Vp%T4zMDD8io}rkhJBC0m)<o2P-@U9Y)55*lMotg9Hn6t_$_mAcV2vHU$xuMl+cR
z7Dn=}Z&QA}iVcERcg~-N@}Bo4K3OWqRp6<rIl>XDe-I?|FOm2$T4qmZT{1PLIJ_nf
zGqbU(R|OT^Q8I=*tvg2}<U5qt!H;<-pJ*2@yVPS4EEJfH!C>{4lmoL$cstOhBwEOU
zbAU66`*n!;p0-!mo!8yfsbjWhTF(($T92VatU+AYUN-zooA){S^e(k8&t7v;L|z;m
zK0f@I?~F+BPr`e}aR1-KO;!tzNGIM*N`Y+KCN13eRNTG0AH=du0-5$sIYSoTvlHaR
zh@LFB9jQcP)xhn4vsAo>&gvq};W|Dc?hFK}?(!X_|46c}-ouJ$G7eN=DwAhrX<tTc
zjU#TM80{y(3bYyuzo_@V@0&vJJn$%4#$ef^sD%zBvw`Xbm{~t$wKDo5Jt>Bgmz=Z1
z_QoAdDA{yzzs9ecq0F8PiV}PcMh*Nxb(OcAOE2CmZT8_x#yok2O?>y)N68c%StNeE
ztNTkiUrM2xGJ*T<ffkavzKGp03;vWH&TbBNf=-$lir|<e{+kzd_YcE%aVJ{+Cdwuh
z_q2Z?oiD(O>%0B{{2o@vyvfmTao!m*F3FQnX_i+MM3ysGFA24vUS%x)t@Q#!BRMWt
zW#hGNV9|BttamG|@UB*_X_MD@C*~P89f2SUQS=R-zvFvz*9rT*aVw{eB+3@kT3{u2
zTnX1sHE6~!;iaFb^!e}b{qSPM4yT#QxrKsm4ocjPhvB+XDoWgapUQMqmj362if_dR
z^70CEtklxyjFJl#734~!5}HQQ72mFY&z(lctj#gUthwV$qvdh~i_3_1Oe7bYmyBXn
zRU#^|I;L{7Ew`eucu55zh3YLefElPyUI`Vz;#Pf}VJ9Z0r%lom`*?IJ&_PvY|2Vpa
z=kW1(!A7j-Wf0e&V;E4rv0vwwe&%Vt@tuJiZ;dVe9?07%K2r%i#v+Bw9R@^e&plyh
zQaYnxO`Q(IehmN)9>Dg{Ii_6)3K7AfF}gpcn<%VXVK<lhE0d3raz}h`!Ta7y%I)}W
zKBcVrdaev(Wy@F1Hab-e<nBt7ym?qiD&z_7KwVX0m+~PUvXwsi%Vo~ZusCYbKMgsE
zGMz68zpnfsY`(4x6XAo%uQWdmEtexf^|yE<hjPzWKzB~^<LLAnMUaf7`FetT)5gFw
z^z6SiDI7XKF^8H&3&x;nGI!NZX~hmp(MP_>`W2`+D$=ZSHJcv>MbCmrLC+Fz+dz*j
zzL$@_p%JnL^SheW@O`5u5O>2L=MFK%s2rUnlV;EaMKs+>a(e;V_|t0WJLVhDGv(+S
zq2peH8p)X(3{hc1i;h}$ab{xi0j_0rBI2VjsUu7YasK&-4-2nNMwMT9DXU!v-o^0L
zHoGj(HUlU&BT&W0CZJmf!ffiD?FRU|&IPC|v6z-~v$IPxL0R!!<T<6Iv@Q1(5$-+Q
zHAj6>;WD%)C$!6%rT7swYxH?!0LywdxRo+ItqI671^yM{EdBu|;h@+<1LG-sAOhig
zZiGYNSsCy1g^E;L29raBQM%3LHBuOsD`#n`MB{<$^2JjX;~P7*sv*^nyL59SKnqim
zw$vKHOiJF!*(3Ne34wTa>8ziZc6Q082o0K@z9pxedxUQJ;duNCgfMrME{4YsXHqEL
z0Wy8)6r<?I18IJZcDA!pnLd`s<xE=(JP^^-bL8dlPr`w5magbK70<)*XEg|EwZtz%
zONu43pT{gUv21am4H-TcfL&9}l+E}UN58lNRS-0mCj9&@Nc>pg{<AwF9?$zVLhm}p
z1W&c$&eE<w7um;ojHIK0lDV^ibBwVz3glw{)mr|wAezF{6xQOqe?E2?cHO#uk^f*K
z+#6_Y7?wd7qt#^mGq;(F$|)^DT4?JujPu$<7TKFcQ6l`>n`l`Y>1#IELMtrjbyxDB
zoX8rc%m}d&SmI2R&{_;-9Y0yAkUWiK!55rko?r7|Ft(~KW-e_vU*U$kMqfDE%qI)Z
zUV{9=y75Pj3>Jv=`onPOcxtnaOVgYf_vk(xrpeh>ePeilt6AQTyr%mjtaacSro`EB
zrCZ59Z{t`qq7@5i9WrB|5<KMvqtm;HhEE3)3N_?952}cqY4}K*+HbI2WDWCLC%D$4
z_@zL^uc@kLAU4+h#n73FWQMVNup-?B7p_Tovj)vj4Q{xrv6nN=w$TJ)?~d0m#K3?-
zci~I>6(jk{NQ@GvUo+!>4rH8V<U8|*{J!OYl<5mH-M3&a0z&A-Z{`?9spdBX>hALL
znD-Q+?c*9qpet0F;I|PG&6lCte=!5rP4NNfu+xBi{IhdxK$azu#es_YaE-LJx1(ho
z6axIV+f=0mR7DWcVTOn4@r&A6_C>2{Cm6vUm=j->!~gL|*?FrB^D@GDyWJGzEQpH+
z5QyeAo#e(fbj~!ycEMD+=eRhw`jgPe$`UMF-|_*bHPiTe&F!~MG{rVvNQhf%Ib!Dm
zODi65luwHgJmtD^noLNt>@vAD7764d(IhNS=Njd^SzCvs){BierRg{yAtb^2eJL~w
zfit5JIAaz5*EpfUVSA3<!pZQlW&dm%(~1VWlNSga%{-wEb!>Alffa+o1GB?6*#jh-
zrI~!xQ(=A*l2|#-=D|*L>}E%<Oinjx2=j|S@|mejn;6*|MKm}dJSH^Me2ccX;RJL$
z(_53wK~r+sU=6uipfk;{@IkknlYDKh1(A2o;!%|~FqPJvPj`1Xc{mNOhJ2QHTLpv~
zsSDV@egAbasJw0ci}g=x+7yrHYJIF_exf_y=&Hz$3!)wPvpXO4ud#+7?DT0Dbzx0p
z)&r~Pgm&R!#_!m`Y3nREzF8N%7+sXgAnO&}ZKr^PCj|nWJ*R{w2u1c&V5nK01nZ@p
ziiw}rq=u?8szbV-wxz^DXR)}dWi{5kM0=t%@wtGXOiBR7`19w(>9T6=T1EPu$Ye59
zOAjMtkGv={+brHR@RwAu(D{$&LV_&k&`^F#kz?&PO0?^kW0$_}&#ibM9IgPZNq(yD
z27{qc;Yzi8_)=w9(`cOy$2RNuLb=TQHQ)^Io!;>~O~56tnkxQ<7UnwpvS$-F7a(=J
zM=Td3J<3cN(T>4{(Xp_~t0Q>uTM(w4WuU<!hn`pbK!kwej4yuO=QAJ7P&ZuED@pNo
zO{&Pp&*IYZm3TEf`T_`5A#TwI;_XuKJ3fRFFz2>VJI#~~9?XOhdw-F>LjxYww*Mme
z(q0ZR;h47iEMNsN*lH;_^9}bjScRDL-u5tEa<L%lJu*ptteZ|k1tMobN6yQyui8vA
z8Y|+e($nS|W|EIFl5+2ilg+XJy(t%q93&&wXpabUvBh+0uycUY%zgXvZBTA2Fq?f`
zQ|8Dhz^;pF#ehI|Yl>T#0X%&~(wsP?Dq~4&`{C1cTlrfF?Opa<TUJ6Z+2|1o*1Hu0
z$yYt_k{T8Fi%&c9i%&Y-r|^78;iJXfL6hSCZ{sVn4WJb@i_e5*u}tWN9r+|#o<@`g
zpocsrw{Sr;-QTBx^T6+w1>qeEcPar*XEB&1u1vH1iE9NWO9{Q-q_?bdi;+HgQnK(W
zOaIPwB?;Y1LcKEbnC7SXi;qcUW80u@S%uVWswD;&JAy||PiikxI&khW!tX5n*&Ty4
zlzKTQRG^7sNIV}Y**(r?>?}9=#*#A0vDcZE;GPkF7m*R*8s3FCOjZLuOlAkQn?w`?
zwjd_8=SM+H8i%!`M1QLZ?n$XP`hk6d7{1$!yskH}pPoaek2WEV9{fvz7RKFhfV-(p
z3CWk2IRBygY#S5Cohd{haT8)b>hL$%-3LZW)y&@*DeW@U`GvhPACk{<neT-XxdW@D
z?f2`e-RbsDkvK-VU5B-;m5mc&aGRa;>P&kvG^E=h6Ff^D+l2^|fje<pJRhgL2pau#
z&)wE#ot+@sN`8h=I{9>5WVJHVn!#j7nNCaY7K_s_0Mw*-BcDUk7E~AfDW`G_NGlft
zy|Q~wP3zkYO{>Rh9kL%+AI!zC+QcqAoS3#Y4VXB`8R7u~`I9Dx-2K|`4)_XpB^1yx
zr96JZPh?z~=8*-O%ez3OqRd4E4p06YQZ9v(JJxf5i!$ivclactS@2OQjYo6cpvcf$
zL`{l@=GchZ$&FWD(qr9xprA`!*4#~Yj{!*Wz!TZSY=Li$B^~Cmmhc~!UC43ttkjur
zfy${?eS8Zw`Z4PK%ok&3ZU`Fu^>r;1A4LlizI0{>`>-rF!6&;JUcIZ0q&?OWc0EG&
zOx2ZZ|Iu`Ds`v|NKGL!qJOU0`>ioh11h%CYIM3U;*@WI!3yB*1vKwE#az1{#-?lF)
z$mERAZ{d#GAoM8-M`=1#Yrw6i72X^_mEyoE;(4ZcRc09p<?^-^C^F}lS3|RCleqv(
zXIuoIblVyrOnrh;`Q!wps_T_dZ<I;x26Yle{8bXKeNq)i8(9qn%B66F@XmDm#5L$u
zYjkZYKuuH~lY1S4v*0U8977DfAlNGA!I#X@)4uHkkt2)kz#1UHu37~q#RtieMpgHU
zOVYwLq6Ld-3u3vWRdr$mAI_33f*XW%4m&Ij=d^8i&fkHj;@}r|e!8v@Brc(E!gv<g
zeY=iEOew-dWd5!OHGizS(aT`?-z3JGvAr#ua8B~7%hzTc^EN4DpK$91OdqROu<VM9
z49r=k@mtOP*2WLHxf+-<{1$QV;rSESdi*RXSL5?U1((0Fmj<cfQ>N%6FLv9Bq5SZh
zd<flmR@;e)e}I<ti?saQ6B@VT5b{MuEq+8Nq)iil8_hI5lpjrFjc$8d1dS<x0LoR`
zvW=b|ev|McL@u;VPt5}cJ7yM8ekPB33+7~r7vJE?%Y@AF&TrBiNsJ3<scKRSi4!g)
z5*v!L3v6F!jSxFcKt)E*4ZoSpT_h&8XjT&^JAenH+2F<1RUH)1k9%)2s4A3PFuwYP
zn@M8bIcntE8E2hOqQ*-Rs5a_ru{k(OX}_y!RD*1-nMT)RDk#*PyrRz?y}t`a%?&CK
zuPauWy95|;@|)vv9h8MCbVYQ0+fJZ<#k6!mFhnGpHjR^*sZs4%WNH&i1lo6no7^tu
zeiK(ppK#Hw%^r=5<Kt3n7u|-*(S^UsP@8~G_zLX1EwjSlx|4q0^J`+FJ<uhai7XpG
z)5qL%;kh`_^Zm&kkdo4tJ`Qe>+*CiH((_V^qnI{bxS5W&uTo#<E^?m0+kkF|0JUiF
zKX?C08oF$Da{-InRme-O_%c}4Hrpq7;rbxYFaA{I<0b&&pJi7LZI^Hj49t@HT8Azx
zj_jgp-A<M5!c240pXA26D0^8IgAZa{0<ex`BmZ=vcb?Zkcb?lpZ4^D?guCRPZ_>>s
z9-T#IVZ|NM%qI4qK*$kx^l%r{PT&!Q91&)i59Gzm1s>Vr)i`5%&68&cQvNn{k*EY}
zMLDP+>w0Y~6Np2@Z>dV%Bnl#z@nI!^qH=m19J>YKpg&pFf@RxXUS;ptzSbK7dJBAc
zuGr)`WlU7a=7>7Bx*0d}9J}c(r4#yd9?50569h3w8cPI`uivP{SY)>eL&2obZ4@+a
zu<#*Y!%a$i&g;VZ$*d)|(FsFei;Ut;B)7%8h&r>$SID@ypvMqNY1|U};k<iIjl?38
zAIg9mL}5b#yB>^;QYrjwCzI@s^gZ8bdjzq|<}@*L?pqa>z@bpSO0{Q8&zhGn_Y5+g
zZ&!#@>*a8p>SFV7Z)n=RMV{LemE<VKCv4KaM8WeuyVfET%;XmEq<gLjea`5?!jN;$
z&`>MhZ|CNCZ|9sSe|^TE!03CfMH{S7Bq?_)q`x@-Mp>z_c^B&ne5k?O{<)Yo|COIO
z2E|??zZ!=J6?@J007{?4zQ05G6~w#E(P&O`uk$}-3EQ?Thu)*@pW`bF(fovKVcVpl
zy-esQp9YecbGS19Oiy=`2Kd>H>3lww?AZS>CEPGGigO3^wu<cr^QsOd1>Zi?92Qtc
z;Sax+v7@XJPj-LG2LiJ2L(&8ikwUC?!Ll)~(Xs&cuj6@xTWg!B9{U`SMgGLGGo&}P
zmjIW%#5F(o2bt<OrO8Bmr(zcNmrUaXRKHH+yJ;Nm82m`#aO(W5@0><ouQ0GD-_7+_
zW)LLTTdp=oh6q2=>;{vnd=)-Zo@<j@OHsRU^M}9znC!G$wH8kQtQA)#ai`{;$mjBC
zpB2~=*Mwf+E1PW}Ruux6z5A#hEzwO1nbQCM2rLxo7~Lx<F~^S>>f1h43GXR0pB9!n
zt$?y%{qVa$JgDnL`)lv!B2jvIoKQaKbHlCh+z+cWHt%1R(hkZiByGGKhz~y2{hO&u
zy(4%p)W3|VD2HV5wvdw@zccqf-{a!#E}btGVXqV9#C#VQUR9N9*xaY-xX2qW$iA0d
zv0zJ$Gocn{8LZ~F?E#)Td$xl$BDyqE#F9)}iGAlqhQ>`6N!9QEYJ|_1=(x4*v9^PO
zdoIFL{t)bD-b0paSNA2KghXd_gV5J%oy`=(N44x3G_6Tl9pcX4MK=ABmu|hfJ#WiN
zB3`;NTmmfX&;9eK9rR|DR$U>9O{RO>LOYl|v<rCXOw$f-!17gMe6Wq$z<<q^bj+!!
ztHfx3Ml?<?i{s=UuN~`hI3P<3U^^1Qr~8aY$T}_z@KAm{l!|Lc=7Hx?mPUe&8a3w6
z%Z}@Cneq;Bg%6pfR`xhu9`hDX0`gOz1Ov14I>vhr&hj|h_V75{G^t<?bi?FBJ6v+T
zSE*|A7F_VB5{t$iEaQOiqw9p8R#T9t$&8<Am*!Qnu*lzA00(wIHA&XZ3vl;R!*x}+
z{etvd7cu15R4a$(SB+z9(WjbmztVKq2XMuzlakNr6a&UbcH1nj^6WAd;0D7sUs;DU
zv<nL!s+*BVB0tS0{+({}G*?IueLx=c{Pe7mgrqAR&T=A4w|gYN*jT1Je_nf>JOAiL
zE1@q7p5=OC%$phNMdsi;&$f%XO}MD3TF>M#>3nJ$oG(mUt~)=P`WoH(G`oGAhjJ{c
ztBNvkroWwJ&n2O2<aEGgE~l<6Ij&R+IJzPF7H6)=ttbZpaqB8o^jTzBmbH0xQ56$R
zid;QcK~shPvIaknfEStgzQUAl{1BsIeLWM}jU*k~Z0bos4xNB5I5xb%6*lYcX&t+$
zm>b<~p85I|^?{joS_7A|Zi}I5hq8Rz9}Z<CO5ALMz&lykcMf>}Nm)M@!76dr5!P7}
zSX9&=hwNYM60U{<+2eYMU)yM!v<4i?l9P>}mPwGBTSoYO(*u*kUy$8A;TYp@m~&Y$
zA=9RI>gb=NHw$i(a1~x#UqD3@!}!hi{j!X$;f#|3#?1k$T?+a?Qy$Q63FsH>ix1nc
zT4W|r4@HA<n<ar-c3_dOcOrt0&dp_~bn`NTW4|0t=P&CvDJU>$xq?!+G#*KB+m}c3
z8)hv3r8)&cZ-N#LmdyY$QCfr$y<1vr1WY~G;TAbd1F8ZUhQP{9v~QOGnJRz(ZP6_2
zQqlabX-B?*kOy4@(l+ZVMwwj^U07gDQ(60=csKsrGn@59cm96TDu(q1FM;eWHtooS
znrBa9yU~p=P`)LJK8Ath&V%`m%=R-zu-y*!lrXN|%AKY&M|YJGWUjE0H-KRUlx{Mt
zeiH62KIra@VOJgBH=Uz?qfBU5i9sfi9Wve~yRb@QEK~F6ok5o$mpit|5soDzY7I1{
z&cA?V64De?9#)woP3wGP9xNmFBv_Ywk)84OMzKEYX*kM{jYZCs_Of6e#|9;Pqd1!g
z=pIC8nqOVKz!BLD9A)?Fl54T--%Ee5Sg@g+*4cluOVECtBT~Dmh{-W<k#%>7XK!+A
zqRW;XpHxu}uV!iL`AXl!afzy;%zMLU<$OA}mV{Idfm<X4YY(WjZTlxKHSZU?qH!){
zA<Y%>l{C9IE-0TIhIGFf_a=5YP1#tn=LPh|yfuqMHpiBbNm=%DseWZ<C>?TUvE^{b
z)C27ojy+c&EWHwAE`7;Nz(#N;;Gbc&5{)b+j>JyQN=LbZ8950u@1h@|b<cOOQU+>b
zW9N8hsJ!JqAN1-QicBBnTJ~CiBfC*=uj}c>y?9F;AyB8lt*O}28|ZdeTY(-*8ezsE
zd@;nku6eb}Q|#ko;7RSEC~BmEzdn`|+xQejHcNca<P2*C=C^bbNWpEC_#>@3@~rJw
zN;M2`D2WL{b5@nCrk?+3I@)iEC~d%_(IS$6ki)xWo|P+m^ozOl{?y4b4XX#7+dORN
z`B)JN*27*u+=hi6w)~?W)CPKEhzkO0C!2NHIrb6!+VpJIojwX#30gRgykKZLj{IJk
z)PjHgWFDtk!J>dC^f7YafK!ptra~fW`&@`o(z?Xx+AmAz#vi>%j#i=&s-_hNW+~IS
znGFC26?)e@^BhazgI20=i}>Ed;ozdr_-YqM#YteCQJaCYtw!Qt3D{<huYcpA)~1@N
z*#afSsjgn79R={eh3ka04zY@ZsbHLiQJX`3ngGrRxRl8H+v^%LWWNtef#9@|%7$~v
zK;HkLNImYZX%{(eQxznBEc+qfN!4;o+C<r3)C-!PMU9iWJI&2*xvV*^Ve{FYtylu*
zvxwz%>6R$7&9^h}ua!r*HennUoRp;Sf{+vzOgtKd9a|#i{m(it^3){DwpM|O*Sw?4
zgl1s2z;n*g<rqYYF-F9~H6m*84)fER27VygFE7CWZKe2iI%=ahS|{A@=$6%_SPKZ1
zCldN!qVdb&L_jd=WPYp@2}7eqfg9F<q@WEC7i<=E*u4H4>VShF+a%S#(*|Z-qkk__
zn3XJ8ma?4&1~$w1>wj3UC(v{QQm9mqJOQRa{{cQOIoEo75XnEB27~~%br&i(IUuy0
zIiM@4pR5J~?(8JClZZmW7EvS+&wD6Qe%}@rJt_J9UUt{n`Fi^Ii?eZG%}YaO;}#T+
z+wjBJj83&FBQu8XoN+fC%uv1q-%YQx>8~K2f5;oD;05CB`4ozeQLe}HsBmZ|c1|CG
zU*_6AKwv5Ky6kM570pYgdY4M5tFtS7-r{c>Cw;YN*9w|r=ok2Q(%4?_4*p8!N+@XF
zmu1|y0%^5N2--G}yip#H6IZyq_=(`@Zt?@iJ)aAU12Yp$(<_#NY*m{p(S!a-ANg$a
z#rzpDyZh79^W+B3uV@$po9<pomoear?C^V6QZLzjQlO>luO3PGJ7<hc{@X2{(?+Q`
z{>ly1BcsTF1j)fG=X>I_>r`<3GE9Si{kddN<MT=NXwI|i=|P_gRc=AhE&NBjY4mp|
zlDTOSl1jitATO`)CpT^x7EL+hf|guhrMgnoIJ@Hv@26Zx;u%|LqX3;LKIhz#F~D%|
zr*xZ}tl{Uq&x`|F#TFDs$%vhLoFR@ABWuYwgWbO*^>f*(7x8(u#p%GE8^rl!fhiqj
z$QdvzGR8V<CQoj@p}b9<H><0Jx=l#jgt|2D98rrG<3p$}in(zYRP&OHtKuu^UUirQ
zAZ_!{D(m>=8Tj)n#&>@$R{1#pmqRafK2e{W2B#Yy4j;A1(`}z+&f8^G%30GaDUb~r
zfP|qIyitpUy79|Ho<disRlw?{C28}vtUAvN!y(X6<#Hhg!(RD}I({Q%323Qet;(_*
z3k5Ek^oWNxG5Rz6<DqEecR^Wgwy(B%MA|4u@uT%?eoZiB3UpG_(er_UHG)COBK#2*
z68?egC@LCFR|Tn9Ke$qcqy_SEa}uEGmO3hd#iKE~8qjy^bY(QW{UD~45Hjzj44&Ye
ziifaRP=G3Ahl|q{F=ee)(m4l<chy;#yI6NBtU@9cod&dK+o}{poDwGUF&3-X_HdgM
zqKlXYlu*I@_KQt5r~kUegb$yfK@Lj~=Yp}NglI$KN0)L6{fmUL^1&`>RJz4%Q%`N`
zhd%q}opj4g;7!Q=7;cM5lLQv!?MZyyw-`Q5p-h%+U7ipJ!}}JvG6M-qb9rB&6x>
zI$(y%_!m@}9o2#VU^!KpE~mzVPsdHJUzTNDE)w(hlp2kQY&(H!!`Vs)2koxR*MSHQ
znI6mxeZ^I4_=Ujod%?$;7Mq|8JS*`;#N%s`H5qZpx?QCE1G++@(iVQ9dD}S)z*~dq
zyQ^UVTY=>V+3(qn$%f*EUm#Tf*H^@LWfcx@tWC^}mt1f~_y|qU;ve##k5M-2MmV@<
zg>>Y_wQ>pxHb47`YTEh`H_gL)$}>}oWZS_mD9VbneJxt!5=U#nhGRu<!$u<}k}o#Q
zrd%Wa>0M?R>M0iPNhLg=0;}w%&|-!~JKa%;TAkSK^A5%ZKMp^odx~)%1Z7&9CnBEv
zlIgS5Kv$pJKrQu`o13fLw)r6GH{B9Snb&}Pm>JvBLwVts2=%SZ&v`i)3H67dQdd=3
z$Jpk%7mGz})~vGYMgv>m9Hj*5zwo*5wyStP?tTK#82renYqbkmzDos>{qw{n2AUbX
zc;_l%G-@cJTZvDwI{~$GpOD-04Oi$EL>wzj5~+AeTnMB<sFlFd10-Mi!Bo4*L9x@l
z@8>ef#CQvrLZuK+zZAmhYl7|Mop%sDvnY9IU830GbOt+UjWwbc2sMomJ$T-mAig6S
zv)zAfn~&GXYAR1R<{jBIK`O=D!on2lV?YStbIHS2Nc<R7aa9`WlRoA19kDRW9fVwD
z*}3q#VUPm-1XMaqex_<clLQ&7C9>ugu#~pCMl3WgXrYMnF1+D<3mGhz-cz&xIJLOY
zpV*{guhuv=r7`pn_Fp{<CM|-*E`X%vKZmE9DF0nIgHsnChpr&wENUGJA%^@?7s-~I
z;sBswK&TbKB79G>Da=*d?`@n#qZ5U~^M(BdUByEAC^hD2Fd!1x1yddHPwxxx<SV4~
z+7(YtDe>&jFR2UvvuAly9x1b!pIjCd_Z^Dmt`UX+OP`oP)5;@P8oMJoSEYJ5av|#9
zNu{FgV-l_x350=|NE^IVk6ydcz@OoSN;JjKSz+JsrhE)aNGVx4PwxHdku!a=;gp1}
zS)HRBcxGMjSrf-wZCTOsmx7tVbNE~9+Fi!OlR}UvhR}Am%O2|jN+E*bRPI|qH5$+M
zdcmg_;;SrS|K@=5nT;#k3pCgd9u_6>5m(IP4#ZjXGhBnMD1Jo${qoU=ZbyH$yOSLJ
z=3We`gx7~w<~9F5a8Lms?fy|(z<y=8=!#luuQhCy)#1$f4z_7XqB}{8_M(>PgV!UY
zh>$Uzh|mvgatYEOzuoG~kt&7DBg2ZXy@N$duSn)XTKR7e9C~DV*j?*@Q_WzdP%g?X
z7S?DjZiL6RHSwWrka(Cgqtnh6;`UiLgFh)6t?R7)D87I%1D*6#hwz{n-Cb3CQJKQW
zK^w8Z2SW2+1rCc%A1HvHUmZ>*=j-BZ%n@jCY<zew$qn*;^MupDOpDh=?9K9ouh}Kq
z7U?Rlw>w)<j___v3QX~u*A76aH*l`CeqLTHaG5ffZeg>~D?gNxkcAd}s;*hL*nM<P
zCSy*FH-mGe1J8MWFxu_KSsS)F7YMu-QUxY<$oPKlZ!Xd4Z{A}yUjv3a2v6|>&TY4e
z7h<XfyZMrv#?6Vt9rD|74$m>icvkd_7Oi@Ps@#+2M(~`t{e|J@36;Zb^@i7ZDLU0X
z2})AQT=(w}p?{&-bFzJBtI6=3L^tLt##ij3{TDO=9To)@8tW(`5hu4=r~CFDc}Ik%
z*vCnF!Hp`P(pjzsNykuVd`<Au-px=Q0m0iPEhe{bX?%*THf+eAxWpl$jO|yMp`M-H
zzeuz%v|)+WVVX1R3L_3#_NkTt8R^_TLKT`_zq3Uu9?<J-GcFL@{~b|9*c3_y%wa7)
z|1dyh3(AGZImhHx0r8{c%5ttj2(}}re~N**5Q1$|#?H7Hmpa93VZ@$TZ(y~9S-_Bu
zUv|D7c_ysotHAAW4xjh4(Bt{HyXHTG)Y%6~UoX($=aqHbgv?GhioA^=w3Pt=0I0%_
zq#s1{m`4!i2xw=ctN?s9g{;>1`$DaXIa#EKpFB1hys?Mq$^<XdZbb>8lp_Rd0hTAT
zsm0&V2`t?b5iiXkDGnQ0(e+o?tVIe{W!0R)g&T_Z)le3JD1YDoAFAFtII`~h9*%9B
z6MMo*$F}W>ZQIGjoY=PQWMbRs*fxK8KHsXh>iwsy_o=$w7j@4$d+oK>E_1)#!Za$a
zy8+6E%U%LBd)Wm*adqYu3UtAiCvccduJSwO$<DOUl@TbJTZeYmgjx%J3sb)&-|;a`
zGrC+45X@PCi7c={E!UbvnLq8vn0BV4RTG0^W5iPJy9J*UO})KqXgge*7MEKP<WIzZ
z;wmrpk4~sGS)Q(D9xd&T^KNJv>mJ84kfdAyB6qY7z(}gAjnVtrCk+`GSqPmLF`5t6
z@!GsI(Rc7pH%&pSUE2KcTb(z0CeJezb{chS`*!extPrYgkaV2>cd>4SI!<b!%Msrf
zava^ilOBq9f!12=(k+SfUtUCu0T<>1C>Z;{g9Z&)|F;LTPkXV1`}%D^36pYw3(DI1
zIQ|xLkXhpHlk^h;N2s-=6h$^EHGFZx9WQYa%dGIQe$cCiLX$x>5Mix6_Wbemz`7|P
zR6&}t*wnNlYZ){@DClLj@N2QAte7vry#FgWx72~1ed=rfU4H6IN5q}$i}hnwT20)?
z2cyX_IA76$Cq@Ki)aLA#e||;#dpGrY<m-TmQI!NKO2-n>+_AXuDA<8}%YPQ^B<Wrq
zmH$14vTxoTLSq@^p@&(9BigV&8>Md5fG#>JqX=NxgNVv!c!puI-a{G12(HrU@%G{Q
zDMC}==rSS2Dk>IS5Hx_$$X|GKI(sm#*qDGSI`At;(JVkjOUpmM?2JJ32NTHbJF)~q
z)uarYX?~Ww2p=ZvtPCJ@fDpEoT=1WG9?$3xP9Gl}Et;VjB^=IR!3%^?wK4xZm(!4~
z6tx<)D;GR7Ear5MnD|CWCJ*Rmb9lIB==m6_;Bk2f7=&V$)JGWuE$FG;MGhFRTvX0H
z1Am`!xtt=5ENcY<)j6dFvUTY$M2BA{<p(WLQ2i-t3OGku+gk3FkJ1N$sV~W;2cVM*
ziz_dagkKoQ19jKF_g!IaTo{+`Br(3o;)F?KZ(hJ!F*c-eR#uu3^*Fo2YeaNWCFiji
zH4!=@K^tLCfs&^6wuoT0KL+g*{G@`aO`aU8y2wWj4`=XgD(N>cA3x_v41VQh7+;UW
zg|N{f@RED{%!@4AovUPF`=Mu)3-FT!ioe1O)${=~Gj)ab22Isf=$fXlzTWr!b$gS4
zaho-{%Ig{JRfia@sICjDGpJQ}WvEf3%%U~%qrJfXJD9(6?;h@8(z_ek#q=H7RR1(0
z5W9%=dk<jZtfW;v5Yv$_2Df|dL-ny^OXqF<06sqo3#u@!KZvbQ3-=JU^$x$yRl4!_
ziO{^CMLUnJ?Pg?@*FT+DD6D3z*VW_^c5K{v=HP$zwaaBH##F_+f`6sv2*}(F1Pxf-
zffyzvf|s6r98BRyUd;nH(81j<BluLD9K-g~Qnx*XW<`5E`40$u?*HwJVfgl<m)kAs
ze<&i)j}mx3BTyMR@Z-80a-nand@HGf-12|o{V8(;WKMRS$RKoP09Ww+r>P3FP%jtY
zvk5l9KOecWk;Sj=UW}g?yF%Oo!epspTij0b#)NcrsR3A9ctjAf4$!xdM{d_(K;oUS
zmpzQ`i7$`&Q2@OJzztP<(_R=s7uhj!08fas)|Gco7VjS7op;g+M>o^9KNnQWMSmgK
zVz8Va+y{7s_b9oEDR|IJWE$25ZO851dRKgDzJwnWc9)$Q)n$l0cE$8@cj$v8+4;?n
zzc4V2gr~L)?di}wbo@dRQ-caB<IG4KHU|ju9FC(rBdL*p^M=m##%m_7Q*=&;pii_V
z-YsALN|c9pl)2pjCu_`$f{H|X1o@;O*=kW{l;f=w$SM_T0m{w6QQbOtqGH`DJCQih
zCyp`lgOhYuQWwe3Vy<4=`=p|QHOuRh<CZmgCu#;SAAx?8KVDC_v_!W*1ABPto(*Y2
zZF3z^C_Li=K++^o-c8-<Y$=t2#NbTsAipArEXfUL0l1>_##2@uGV}!FnqQgu(17v*
zCXdl>56_5_u6Oo~^D;3~Chf<sP&p@VwzPtsn?mS5v&{Q9D?~t!)m+eyv<ZWdp6c~j
z@vC{Po&Lde+9CG|#1ZRq&UAbF$6BM}oASDr3o&$8*|$nR2-reO0>vAyy6<ZA8C3NX
z&)=3SWG*u2Yng<Sbnpilizq1}$9l!om&Res)^izIKXL<2U&26Z$Y1q{;mTl4p_3A6
zvQlEgG2*Xu*;|NSamAWuh1+r?5t8tx3GY7(!C<kzQ`8sOJ*(6fInw8}|Dta<jNjt~
z;qYBwo>S=itCd$C;M3Q#)RYaQP(*qAKN%GVnqa!tp@wFe*q>voa!n=+1_)7{za0RC
zQ_Jbw@i<Ng>R25vrb2x}-h?o}B=8&D@>$!|Q)@&5g(+ZNw${VcxR?2O5J)Z_rp+5)
zD}=0h^GMc?Pkx?njW60RWL(^3!{IC-H+%lARw`<J+I6dWwT}QkZL9b!l><IcJCl7J
zeW#t605#5hbULL+_fy>Z1|baI36ii@p@$r(HCY`EHMbMO5H2>DT#cm>ExXpYn;CFN
z0*r||m`<y$3etifoQY@=OvHuo##cFfe?(7?Xs<#nrr}8|GjBKG12BVP2@4D=JQHFK
zpAoLuvw@(pGFiMXc$>C&yGCJTF)zcn%?m7k3x~*#pvz3gfRSi1ErNY9BPHT}G4eU0
zeKBx)WXA%B7ovT&#ln-2(<<Bbc!v35wDHtjGIUjYO$Tb!oCd>iV#GM8VM`EMo*B8>
z|D*8!g2=s>xZuH#p71JuOZ0|^H4e(?@2!OFmnVV#whxUNR02zr-$#STsDHJ{%N8KT
zM=*0G_=)NBa$a|^QFmk#^MX!s7=t<iQ%UfzYwhQyMtfV})^<!^J|JW2&yU~E_!oEl
z8H*M3dR?pW7ZhGcDG#9<yJ-fm5g}HAVRd%(UjJNmdmg7o(<NokGi#l|!pK*g&3G=V
zvw2n-Z*-0Lk=6-}w~@z1ib)>dW*$U%u}{Otsv*%GoW?lY(m{zoUT>gAu*R}LEN{Hg
z2-QY<U`h`PKJn+50=9k-<shBs#q<3OA57K!HJ5AAjIhnF_)FZRKY%0&+=A-xO?f$^
zhO!vW<;mm}_dPg!X292OhWL>r5d{{PFMcgxA>a+T!cU8U1}}v8k;3=fLpGVu@(jO1
z1N*|Tq7mGUZvj$kKf_z;!x@%(z9uDv+`GNN<1jP0Fv+f(cP0pi1);I&B&_21Ln32q
z+Z_jB1h|M=T@CWz(BIUin@r1MaUEL0^_r7TtCdfO6^tPT7{U82(6~vmUQ779YLowW
zTC*Qz7j8rONb!ZB?y6Hb@o0(1(J#16sH$fzPlB{7H3Eni51tK*ex79eJs}gFZ@l+I
z`^=9+uFLp$4;i3%+IG9>UPkB9b(}+6sn3kcyZq*110&jo<_JK`v#_DUy6{|<F_2C?
zyC|sy*}Vu8&>?|W6hiwWTg0KQ0I9N(#pcLQAp`5KvYGRUI=Z26eum+BL>~HZ?fYs&
zmXeeiiR)lEM9cDi1n#)$aW#&*7@}+4iiM%$+uZX{+Ux}H%b5JRQas!`dUj|ICtb?N
z@fD`=ai&D?6NVqni7s?BJmCZagy9Sn&C)S1WK~&o1+Ps5!rMXgaLFlGb#%#!Cce5I
zj-N+^CfYw&2Ti0C)&}SSM<STi7My$>fL<&%lkLHfsQYrIve^3xP6H8(C!{B8S#82Q
zoBRo!H|Fz!{euCOv&o*yjeFs)eiNAzig%~+`b&{@9BXXF34`u*N9}Ai8|A_E@tK$-
zWNH$c?;La#BZ2a1XL<M2S5pMMHu$G<(c~L^E5!H{!uulX#Y#F`mKf^s=QG`~6r~<z
z2+>Sc&FHDeb6$6*3q9CPk{APj@jN;Z;dQ1>_#Zzh?$ZyFW*nofU6+m>Up^~7rG
zk;#OWO9gCq040M@1vWREe)mFliwVs}IvC-p0;fCF!;$JNc<reP>U~#o@_TOU^+cDS
zzmRd<ze9Z{av_h8hiPax4s=oGH|V!F3g-7`#{=@6n)o1aluPmWo03PI{w-7H&oj0!
zi~G>?p2qI7ilYQ10fj-9(#3S{?BRix<E!l1<%bMX*Om$Jrpow<!|X{Py~FN#8`brh
ziaEoCnv7S;eFY=dP+sf34&}pc)*PPjmj%M<%P=Pc%y6q?>qphqm(`7|sgLaeI#X7Z
zJ8g?|Gsnz!wKr`dOt-u^^%kp&AodhQjT*SZ%t>yA1U0{G5p|el?00}-Q2R*Y&2b5R
z4A0%6p*#8e37s$N*@N3Eqa9CLWC!p<m#^J2sQx@%kuYg;1S&bKSsW&(cPPBVNs~e0
zM2-QDI^Z0!r_VAC`KoJlkAN0bfPvbsd<pSE{FniVou&jI-YNBft`ZyYH`JYBy=}x?
z{P+`bF!DMJt>FISw)@3X=ulMX_}{_5#kSH?{Bx7M#$>5Lye{+TuH<-`+&FWS0H~W~
zJ;9x5c<%xckE`U1XIvywL7^>I9lhPdB*;Gym++dS>m(ZNC$gUYrkVAulLAfaD$1%G
z2wkZ67nx<Uh*HiNx0=v4XD$k~DHEPQAZ*kLLlg`d$8#^P6o44RT7v1l`iythc3(EX
z)+0T&%iLX1l$vz#pQQ(%C<`sSIoX$m%lNWRB}%V?^BpCE5S-k8KEAI7&4%))ZwP@0
zw}Q-Q=P`h?OXtuBU;@T0mvT328=z)hrs$Q0^tI+|HNgKZ{_BGENxPCgsbFnO^GosZ
z%lo1!6@FAa|GdUW=5M_NG|~1B3b}%MqCl_RgtZzS!y(v&5O>~yXjxmOltT^WimzO}
zGB)lJ_4=~6qkhC69U6(R`K_0i8+gP?!0=<Mrd`?Ol{X8j%B#m~%Fnu-DWZXGF>{~^
z#$s#*n6bBqvELt8qI)<`V6L!D=B3E5@<#k4C<s-+GK-$Y5yN*wwh<X?68PPpI2gEE
zs60y{9IZgj%Q5!~MUfF+k^WFJMlQeXL9p0$NV_$zG?W*cw5zKn;|T4|(x6*($k~Y9
z;J6iDanmU<Rrp`oJ+}hiNR^}GSCx9O&i>d}xfkc<o;hO@ZhVfEyTgstJLXSlTJ@%e
z>A!gq%GBsUW{RsWn}jE10k)w_2_CTEm9yCHh}C_EwG;y&Ou9SGjk=cVwMKv*((mw2
zu;8mP&%$~B_fQ+~ubMXM+{aPReqwDk0tTD-XDhc$_w(rfG9-U=1>mJ1AtcTI@XJ2Y
zSd<W5XU89Z52$!?;!lor8KP=kgSP>tu-XG(Fsd7%SsOJlf9*uC`MPSNgI}v9>~FZu
zb|=F(s^7|;!f>>E^NDA_HY#gx2x>!Nuol#qbqrpFbhPPv-zQU65bmem?k{>XIlqQ)
zycMC9+?)*c$PiGPK!_&VDiaI^)0ndMpnd7g^+j{YPdqb3uDauMH?-ULMRy<17&&Ty
z^1-MM@$bwB76A+l$M<vno2l;A6EwB+`g|pK|K#QN`rrn9e<oGezNW!)F->0NYnr}}
zMpKuaMdPRgU}_%a2Si()J|0-?jNoriU6FZ_hWPG0?I*qdy7!~^uZ&%Y)!<u&^m$xG
z%F$vvu2U1Fi&#`Hs6=oy{{|Z(&N)YNUe|Nh5?T`ZA`T07=!SkOog*DXEond%sscUG
zYv`hc@}N_hhP*J_xhC~O80F_PG@*ZHCi;yN4UEqffsh7%4){u&;!CMAhm*!^2664u
z#PejtlOGxpoL!DjI+u$)A{!BWn_m2|4>mn788x@x#5X@8y+MlQv|$_h#RwQa3<<CS
z!vm!bGuaW(rT&LM`&81Y_b?d3!}mG|#^lD84eNozo(g7XOrLAkMhySyu{U*ya?}P6
z8m1g19u5*9e|ydK<-~QvAL@EkPwwgWGh2AzKAzKu&V$cB^Fhs>{1|^XMDTN9&-^~@
z$Ky!DVA)eo>`a;0wVVpoPOs>+oA~x-j=k|g&rqV*IQHANxI69%RHglCjErUHA|w%H
zm(Oot0YJkGqp`UW1%tPrXEppO&#p!m%Gv9L)E}%bmtXE<iA?#*m5cRO7HczdDa~Bh
z*P?Oo0MZ@zr@mKN&8$t1W@f>{j^iVf>r9V=XA{WZ4<VMY<__wd>^L!$HW+Wu+i$-n
zH{=Dii+iIQm(|Nf#`Z2=z>w=rt4^a6bHrSqzu!b?;I&kEMV+P~U)1*tR+wAS;bw3E
z^aF`O3`n0#!PUNQaK@C=CZ^jR>dFRdegBw(#6zo938>&!^cgbNYd+_6t$q6S9E9$T
z=Ih^MWJ(~Yg~j|_VnBbQ3n>kjCT$gzqX#&qdA3T|RdRNKJIJl*JBpu556}OoS9pc1
z>b{;<Gltug$p(Q)3G>VDLeCoQqEfUfo4z(8wmAbo!GGRD`vqo=!P9Dg&u*|j=a(p~
zvb=hH5<;wiKfE)^(2kdNmwwDKop;n;sybz<ZkBAT>_O;DgX6GRuHIg%Fd=%7Urjr*
z@Tm+C&SAnzD&t&_)>2<!oSyzIqGL{3E~I>hA@h_sG}_PZDA6=$5e|n@W#bIO5?s&G
z(>dH^V@WvtS&ihdTp_pU*0T%UCmu35y^|bbiK<<t<Bi2^)!#Dr1u`4<1)b!Lte*K)
zS<X@cdft7J{dOoHvX2P23Qmkyj`0N3_?KDnytfYg$*d(NB-evrByw^+AV?BP4HQ9U
z8Yz;7`|pqC1p1A?yHTK3lm-r|41B7Wu>`r2=)Az&KKNXalYarDp(390t*m)VzQ7y}
z?vSrOd_mK&iEr0<gwQRjTgTBkI6@EEXDdo>;}eLOOFd|=O8&5S(GZ(I+kDOGDGE{M
z?~5LEQyD2ednIo|dd{&^bXn89*Z#C!LRXb{qTZIi?+{yHD=&V=i_i+n=I1xbN3Y2{
z>)g;o(piHUmxO<%2alEZY5ujS8_{29hs2))&a<zsMF!QV<LEO~X)qca_T3rk(LrsH
zzKW3e*1#-N1socX?MTqm`QQW}6BTpWa|JA$D|At=wr`>a4-qu=o8U9VQJi$zQI<ev
z*iYP0t|*}6<m+51cB=$%EBzL(PKPmd;C_gjz+Z&)e4<GfI@S6<*(e^?_0$GV#N(rH
z>%;QhAB`~J%d>quZG_8C`Mt>B<_pTR=*x5_WWE*dHnzoP+h0y~(<;3bakFE(xLxwy
zTx>-&jJgR3WP$&Q*Yxm|v+MI)XG(sGAuE~q)z*31T-~1Up!ltm^0q_C;|uLc&&?T!
zf)K>A&1}!kYT0z!0vlZGupZ=fU1j`+XgZ4VB6VVagnUXjY<)l^2J3Q^mi^D<A|RlA
z&uk+FyLpBBiOz20sDAOzO?t?O`I0>4zlX>5tB=o89JUL>F@;2?zA2^FrBr?g3nE0^
z5yWSTv8Qmrdlx>DB<ER5%v<E4peN`HE-UZb4&;%hB~)t-&yw^9v+bqI4mtsTJP;fe
z@vaV)k7YJ^JY4>5phg15qXXHpc|8az>X}5TW0Q1FTEP2U?rcKc3W@o3ZeLNi^XBy#
z&xrR5dny6jRSb5ccSw_0GS<nK;OtLVooFd^s#qL{_ZI5IkmdpZ;XEH7_5_;aw_=#A
zs)&vwP^>;>M30QtMEK(H8^R(q9+31?Cv96sFFoe?*a`3E#2YPiD*b%?o^ug?PG0fR
zTc4q-H1d+5d;M8VT=0!V!^(jd8xh`s`L*eR@fP9D*m_LQ!KhM9w0|}jW7wdfy&p+O
z`&MEKAAV}q8yZyu*`A#y(T(Cv|2q#CiFlwuGHWfg)C9R<U~9k_YBB#kA97F+IQa)S
zFiFfOB_TM7v_xdcHrFp4HRK&Hhxv$OX!|ELTCk{d=c8TWc!&q2;C#+hOkV=4MAm~j
zXy_oaQsv*~LdVPXq57i5=c!O}97ql9$2T6#PnR2DLQ1p-Td;Iz#hdzWxa=ih+OKhE
zRS5GBo7!;y&l1L|!wdafMV(AvU&K^+xkw=Y+gauEi}RYzzzdE9(O0_U{V+zDW=3mW
zT?2&6y8d-aY)S~n_+Ez@+6V4JI3DbFRpwM+z5jDv#hA|F*h6lZsQh6?z)aINt7Mn?
zYK<X$Q8gM&!P@G~Jy>%INfCqmYDE>K9qa9p%ug!qo+H-z9J|C{thOxHT{$?Uva@v-
zK4nYV#Vk@4;Fm_&b1VhtV*6#J1J->6!UY^x{i4wAON=_-w<aWVs4yF1HoWmW>fI(+
z?y#S2_15Jwc<C)XdFjUADoc!RkXnG6Hm{n(!~QE|W^bA`l1sux4%}TGk1%^n?0jki
zg=WEW9({0{hUSE<606jlrdA+>R)A@?WV+KGBrop>p$FL+15-|rdo1loyIFjrL02JC
zMGfeW{e}}RTk>v(1&7m^V-zV`NTFHI<sRi!a<@m>O64JPyf_C~P@wbb{eMbcE})-M
zMz|u{Oo!H+*U^gYZ1r39YRgc?DuhUNN3X@IumoO*+IzLO(YsMZ;`cfY@b@C$4byl>
zVrp;Zf(tj|LlsdU6C#N-9AhmZv_3fQ&rf3Be@dB@8L4m9Im=<lEB_7RvU*?SLeG+)
zoVNw1#pW;5^*2(5w}U`7ax;E9K5zGBXg&eq(P9nk`;^E(G4?aobfv1_RnHRZSnf1`
zNN-}?apPqjlmKvv7F0>&rDhQ^z{TXXB)nK!-_CTT))Z&P=PD0NfV!|I8-oaBoi{F>
zI;)VwUK8YI7nQ3N`BT`VF8K91T#Ep!^dr$cd1GGZw<ZUw*73LQU++#zuaPAV{18kc
z+i9HaX5F+FVsr=pB$y2JcWZ97nGbtkv0Fe(k(Wy4L0xcFSVI4zS&<2j!E1Zi(~P|Q
zeN{?92fMlTU87?>{2?hTe!N7(aw)nkQ$?zZ(n#K(;!s8dfjTOU(n^@e*wckPMc@m0
z)U$jxTI80Gl^Z9{(_^)_!nDrYV=dVC7_*v={A-29Xc&R^VMms8Pf-6s<PkdA$IH{S
zC-iotHyh(3J$Kvv)I81p9cE8nCmIpn(dc`!35C>U5VUxi%p<LXh<pdzSEx4zbLrcD
zC6QSnbP=6^<W;d@NY;{GBdqKZ!KrLjXIxvX4*I9}68l0kO=9=52<h!|!<;si=QSQp
ze~x5UQa-&FLVv`FtdtiL*;#z+hE8Bq3gQd?5f#Y)lDwS<gL91N=yHQS&hz2p^R9c9
zbj}Xu%T#9$b5cHbyj~C&@xIocYgE;Vp0X#fP*1IaARd_DUAn-$q5eC!<VqMsDi6b|
zw8jn0lgz@?_tpCX3fSw7soSW|=4{Ngn-Y#qmuEg2xsjht#jdKOq12qNM^Ixyn_Ql<
z^_#cd_1p!~H9FiER`+c%xvCht4szdcv9LM|)1`}ROK(~Fs+LF>``ksB8vUcDkq>9Y
z^NrG_!dX{CaXE7D!lmmTsqIv&JL6XM&t|HIK)rs<W}lB=Mf25T16O(06m|)=SpOl7
z{ODWlIYGKO{krh?E9V6NaU7lZd@jMmBNuQ+$cB&_y<tb>D48c{x!*_mCN=it;|cFq
zN1-)cQ~-?PS{8MMi(oQVc?ZR?Yf>s$Q>YT->DYy@pzB6~U|Yo?j+xTFnZ1;H=3lVf
zW&*edlx^s?h#gHgv`Ov1U`QRU0!rn|&R0aU<^(tK9Ppo(yv%Q*9-s@{iPz*)F4R|d
zbxCkHP5mgsj=H9jWRu5Qo-_!}(`BCdf=!a~&&QSc*czIfE9ITBFXK;KH5|E=eE6WN
zq@Et`B6!yzx{3%5jVM)+&F7cQ^*orbyF?`get!W6vK(uTvBi*I0a|Anoryg=^I!_&
z+fp6s-Hd-XK7oK0VZ|A>jk<YS0mXGr_=vViu)Qp{$)a_z{V1vKWi8WyE@XS1=F6#O
zAE(|?8zh{oBnPA)+g1!ty<3=EwCjR+J22MU1l0Q+&{1w<T+j(u$!7#{b~K6%4W8kp
zXSLSYPMg-TkL%N5W&xuN4<rZMcodAu7yS$!CX%HgGwm;yr~caQoD?V8J}Hv0mMn!L
z<x(?<cY@D_g9wq~1lecp@%lBXl128}W_s4aR5mRO6H@u%7>5-pWsRlpCRSNk>hm<e
zc-*qM)12Xe@yT)*rv94JFDDD)iB&GAmBq@A?w8yQ#&Z^Z^@&-V2pTPNJ_G|=B_WH>
zQb_u`CE-bQPkI)Ts=DEEi8A#>b?m~Nbw@wO&sm<SJn{-kQkf|AMtP_jH*q$#fY4bp
zy;41<lBD6HfsO}_u!}M8OMO|)W)r^xVojEH=8uqWJmQ}_jbC+4@HsjZ3cH|W`*MuS
zMREUNSy;~E912|#VdK#(XG3=#_LENpnG!kc@tC(U+5T>S2lfG7>LG<OC>;Gw|IPRp
zo!tI(@?p^=%2tq-`1|zs2c&`9q`DIZ?UFQhYdZC5{vN1KX12v-2f}i3p+H1v%VVWC
z^>^lil=D~r@W}pS>Jdncdc3}2cdC1qGdk4fW+rP+K1SjtXr2hYrhvnaF8|hJzGuX2
zO~w<A0#MM;^-p6{b3r_oiF-av+4!{x`P^UNAE;*{%hR7c-;3J#^*_iD+6zvF;hMQ-
zCQDamZ)Yubz!`?ye0|&oWkmWYJ2~w~H|Mt{;TuZLW|Su43(RvWWT(O?;AeUpOzX8L
z!~}j1?P72hd%5zP5~pu3lI4YTso{(bC%><Cqv*x$ZsW^Mx$X%E6B9}y5MWg=Cs$?F
z%M(Wq(%cK?=3l{iMJUpA(vJveazlx3yhi#yNh(P;vMM(e#M*nLe1{iL=tcA*HR;OV
zAD<vbh*9kOA?zz^2h!LqVwaK+|H4M+K@Q9n{I((0opVM`hh~k|1b^)3M%+Qh*xCHN
z4#cn?!Rm7ALCoWt>h-!F3QF^zn8&(Lwp^|tmKK=AjTzrXzK3<re6cC?Ou^<?^9!5!
zeGCL3YV`E@;J4=&(faou-(1-xKY)sr=to~w;dI|^bv;-;l$`<?3oGPuX>&RQh@U5O
z1(5HX0#NIDxp{<IgFrLGrtgh!-0}giaPZxjA;e7|QdLVU+t^RBy*9xR8k$J<m!o5T
z*Z0?3AeyBq$tEBa$c`|YN3+BqI`;+y1`OyAb9^{xo%QwuV4<hUM{bum{P>~tJaUN{
z<i1|sAe6=LN+g^XDZov#g@ZT3PFv@`{ubZNzKs5lgENm?Xd13BD+og`D!zb!-5>
zy4c%deDouY$Rg)_J{w=)qy0`b2toml;hgiMU7yiAb>Hc?Qm(JA2z4?<y-P_@JVFVH
z{;zB<I(s+NOHfxyLB4ToL_G>~^LEH6s6zc-a}*@PJq(lG<iFLfHo$zULU;{Hx13D?
zVP?4YbG=sy=cEvp*b+Anx1L+=#3f;e+xeDmwyuzyVdL|hHY}S&@;t1Atm{=T!|$g{
ziZ-{#DpGG6*Q*V$s{wr1tCg<t(5<Qu`ru8#e}U0c%xs5x>=r{E`}tPcXHk70;C&|W
zYXH}7VP7Qh-*?fZqCreth4D21vCPq7mP;7A>nK@Gn((f<8YH@^sX7;dK*xQJ7kh@}
zAisjvVR@$|BoEKv`RKv;TDg0eaHspWXZGsuE#8~LS+A1&Dn_ge=+1RDYFNcfWjWIE
zd~+BZLH?Qapy<Fhw_D1Emxw1FC058w8v~_5geksv`~A(FE27}C0l{A()VG1^?`Xf>
z*~M)$tYKPOewv^3megD4GB@CCQI0=wXVxwa;!5LhbFJ~cO+G18xPZTaF<>PFc(J#T
zb+qRqrp%jAw;hZ9T^Bt3YXaJ=eRy|b94z0bMxkJMvkQyVZ)Opzx%NkpU1*S%{aNe{
zRyw2TquUd$(YJx&==SyTVr})P)~ah`Xh6T=V*Rg6ev86d)3|HPO-m_3Wcm+*s)FCV
z*Nt(U;lAUPPUGeI+SE=ceV$!?5<}gb;eL~pcY(TPi5Gu8wy@A6u{#Cd>7)T}b|{f4
zMTouX4-g_~msC70%a@4tjZgR`mRmMpzcd>fg`b#KB>VsOf6=YY3sTjS$kuvfoXnpT
z8I=qGH|xC0j1*vT7m);WQtcIZ{&qdAch~U~WpjeYj)%7751kc>89RDQtR|j{^CjT+
z;YOrto<Q~@{++1C0)WKQ1%dwTzE_U$Bhw;>68_yB_G58=Mz{H1F#AeCqu7a;mvMdt
zXQCNpI}D)JC0GZ+9c_!v1wf62uCrPwhqb^&4LfLg>id0P^OPu9vz!tAI*(5J#jy3I
z`Rj!+dX49Rl2!_(%XV!|c2)v@OqPw3{eTiL{;wlCVr}7u$lh(yhKfAfgBpW3k;I-h
ze_N=>)}PwcA4ZFCW4-EOceq<$M#Gre9RHE#ETG68Ky<BSDzc)9X4~+E^xg$#$gvX=
z3+xh~WS-o*87g6awbHDxNB*yJ2s$>G9_O3vKUg03FfYWLN4syp<y0fC_gWu!dzwp9
zsNWbs3tbk0C;aFq#4-{R0s3_$OZAcjC6HmLgPC9s5l=PBHMyI7@@CnT@x6pmZ6*m8
zffm99=e(?@3vGsW8+XG-IF`PpPW{=RC<CO@>O*I?ABr|um1+<=H2#2Q`S~WP2ZuMP
zH+HF7wX|S$RaBYwXG{;yi{|Azu)^`^Trj?1f08imiJdc+Osm2`I!G@xS52{6(ueyU
z>LA6qD{rUbOPLn?6FPmEk7vqcHRoH(#~gn?jPl8yE+Afz0i>ozfy@R=N<00=85o`;
zN}DS0L3nv#sX*VhCDb_oTH9#LrqZ1jtB6)5%b|Y&+&s?&-5%b;bTD&iTbCJo#cNlt
zBWF0n<IwVgzBz7v^whi`04NAMoeH;hhcf8G84>CbznDa|!RK#OnAX29;e<}i;LD6y
z%1jjA^xQ+iA5jf8$@p$3p+@;itaUHo{pJv_+)fabDSW;g`N-`KP%5_cRP5x&6^c9*
zH0oCB<;t4oY50iFmx#IWs^51rY*@Q@NG^}Q`Z%*ndBMKrG{aB{&*48Oc=7yDHp7|G
z;j@P|e;#y9=Z`T*K*z+rre5V)w2o4;sMqzf{L@Y=i*mhVo;m8{gz&K>*_YvQd2(iP
zHBYY51IEy3MV|23VBO!F{zNsqd~((>9U$Ip`!BBvTk(gt=&lzA#fEL8MiMq?>tqX%
z#2(bP_g%juj+z<A7k{c(9m<L573%8Wph=4&mg@FUkT7R=vYMVM!N*|?Q67EiRn8l`
zf?cR`58CN>DQq<qX|3I#7&IlS4?Z*K3`uV&sIm?&W<aCYDR+pr^|GN2@Z|W2Yw#73
z2_?h>KjLgWQ<W8(L@Oq?S;~0oqeP3dN%VqX+CKF?k9;7jD2BjY)l#mghsP{D2hZ@M
zQgLLD@SEwA8VA4B#Wc6K*N=s^X3Ict-3Nis&YQD&*}v6B3n`wRnsjWLFROHApT%#4
z^st?6%I~OSeLg_-zT0YJ`Gta<58#_GRPvRD@jzB$8sE!@ZJEc_tApYVbqgibD15|j
zka?A)TxgMde2K*jWt+geji17Zu<CppypE%Amgs~?Q(so;gn$SR^k&%Y4^Hl_@PjA7
zfbM|Jk;C{y5xd}nK7)i3zejW*y@B*eY+ptO(mx;_3GIz;^hl@@hIyXGW8bWIy`gso
zlP(Ys6Hi|iCl0RzG;|VQtodAsje*bG+ptuvd7itwlX|r|g2!^g1##GMJd(46|GJty
z0vKB!nGH_Z)^yEP;CX(yvaAeh7*5RC4l+U+gMZ#Y>y4fp3bb$_tddiO9-=Y)Q$tNL
z_tKE)BTd;LWVj9&S|xb3LKA|Iu*a(9NvtW>f#1up!h+bu&$^;1xZXFo(%r|Ac?ai*
z#CrFOcj-y=Wqigz-E*5!zu8hgBA6jHVccjHjFMLibPQK!>B!*eCovcD0=SrDpt>}}
z$ZCKTT@N*ga}6sL91!ok+70jt;4BNTZa``cjF?iQEv8DXY1yCWy$*F6r}USy+B}j}
z*mdK`Lp#@blv~V$>e^f=e7o%`g`bM^yS`&`M`dDpzhW0)MQH_-1T?SB9F8*%CSvee
zgRK@Zw~=TFnKPz6c}xc9R=~PJuE+hWDASx|3^_l|$5-VS_Dd`wr8xxm6s1e)=kaJf
z@wc_PP+H()x6HxBSUgc{S1(qfIVpPcYuq6j4odx*H*7m%<5BlVNu#6KCUI@;ork7G
zft3l=u%&6@mr1{fAzO45FL59}00Op;Ym|p=TGO(;M<b4mjWmLjCYFxKjE^4mlhmJb
zfBVBJ>>3$F=9&1lOZKBuj!Og=LA5(7813~={J8X0SpfFKN`R|-d@q{B30CeG0oSJj
z%%HbB({ETDR7$=-eE0q#(kcTBq-+AbfH$U|#PcSq6Wsa-VZKz6&Xz%AIK!U)c5$(l
zbeTG_r#^41F`rcVYF?g6#9lgQS#!=QrY}qC5>gVy>k}wpRPT1wpJZgOjm;AZ;lm35
ztOCfIlLdaq&^Doyv*}N&D>r1kpnpYtC#G1z-NrTrBf*+(cq$=VsQ6#z`18e(?JM3^
zHd?tA->wa7VTGjT`C1H0_P-US;bFj#jZh4q1YmS~a1CI{=p?oA&9RMfgz8xbjQ)nm
zk{V(&V=H4dJpL!FCM|)IR7fq=J!A7Pwq+T8V!%zMxU-dGfZDYrKrJXT`nG<?I6jTx
z3`E2CZ9cTVrKU;xZ8ofJcP_X`!w)UY!U&r247xEK<Ci6~4^tDrnpuwzkqa|ZEgxC|
zqAsy}aBF2!XPSon6J$vE8bZ9DE+zJMoYoL=^}s*B2KnXJ<dg~i_IT&%3{Hu0nvL#S
zwX+oiFV(~tZ1Sa*FsN{!^ED<s#Ja-rX{;jC>-D@n)W%4U``+g?CJNaP>r~mUpz+78
z?VThQOV|CPZ=d1%eva$iZ|wC%faK70L43V__DS;*!ZLbkVGfK3nHKB$I`<2fzPS}6
zL5E{@cx#0zF1SbHkey6bq1_srwalPLXJgn7wT4kBbFitxU=_Vt19ElWPl1t0W7N;?
z;#U7LnBi|vqQxii-^ehv+owqUYA1ND{|5akW^Ko27S`YhlFOph4dLM)k6lg;PRN@j
zVYy3D1i@z=5HXj3A7N|`e6~V)mwa>d!f<&9J9om>9gV@*S0MICWHFCn%Q|u`+C1&E
z(VMAABWC(?_Oh|dDok?~5xUQbp7YC=$><TSOe<SJiIfG<^1zDy>7^OPX5;t4?NPZI
zg|Kr@az_P|)CWun^|OZZ3(ip6)Te|Pg~apX<?8I5lO_HYtdx*oPImk}GkhAKAw47V
zSWFrmaw7C7SkilFAD`(XsH+l&HdLUe;;PqK+OnR_kt-L*mc&L1WSC;TVRkKZTPd2-
z(Kem#ghh)3%Q3t4I22OmoP5rMA-%ejIhnLJBjje?7kWX3YvyF+mQ5Imo<VANtw17d
zmXBW+VAq`<x6*JU<o39Yt2EeuBFP~|oE-h7sTYO>pX>u^)KMSq`4Pdb3bgp0nY|E$
zxofx3ZmbU)BiM?xIqHh}XH^ZaiDA0GRfR_V_mlg=^Vzy0zcaX%#5JW*PUi+fzDj1O
zc%IuoeKyk+6ei&f?F_8rttBKep-CKTsg(f(<N}9s?sA|-JWrNl@Bk5%db=!mrFBXe
zD#l6UuTkGR+^u7c(P9K$9b?z!u^C{Ot<eZ15U>k^p!u=SfTL^O?P7~0YKY5CFYijT
zQe==qc9}BNwp~N<<h8B?#~LFG79ti|u!^#O-ymJ55Q>!1t7}g)ktm*lGy)o6M~p@_
zM;K_2%PqpR*WQe^Fi~rrC%Zpna@>k7AEEMiAxJG`WvCm9#0`Rf(F&zQ4v@RnbWn(>
zro4=Huyt;F+4^QYsfSUD9Hj03bOsV<C*{F^^_m>N=N~U2$TS2tmIYdOdg%S$EQp+J
zS#pl8o~lF8ZFMxBB@89Qi7=oJ%nMI+a(i6t^!Y6u_8iO9H9FONOEsZr!WRcIPqiC|
zwyI{0!U-*d60ww$;Vtd*XswqKZ1uaF{Xi>NF5d@}o2C^(_4t~3YHek*GTL72$Fw%a
zPB0JbxT8R3Q+%jSuj=uVLWrELNfAA!nV#)%w;7`o1x0q*(A@Z-PqV<TWz1835|B>F
zf~A2!KaY9@ZiL%gB?6Xx2%%U(uR&jH!aSXg3bsq-n*ceLn?QE|+wb1k&r(&-jyd&F
zivN|I!MVQRX4foO8IYI@x?W#N>PpVqZ9}2^Ga@?SzMg6&vYlF#!53eqGtCm+_sBP>
zJ_UUhqTty~a)OA5TH#k4YP^>3Fq2hDO2{+Gy;=UV|E(fS$_AcCXPe@<KZ+ZXqL4lV
z_#HUg=5apE7<O?KRwjB6LMaI?4LcJnhEfEy!*i_{5PZotlw9TrhUt}S5rhf1@x<}E
zw{L*8*xODMm!cz`#izlj1Q)q+0fn5ll;lCaOlRk(6btpAV3UhkJh!f-^6yZ^0C<k-
z5?_}Swg9!POymNmd+v){w9+b`&1O<t7aR|7c_CTT6*0HPw=gB8=X(r*;B%M~O%hsN
z%Q`DiJeR$y=FDmfMC+JOx$rE|?cf3DyL%W3dBoLEf4HPdrPaX%eXZR<v^xapnDGXg
zyd;I{t0>FeH%AoN3&+6cIu~+pCi;h@t{}8T<A?+I?{DzIpQx&)f!aebDLL+sd^?m5
z_!A}QzsvGMWKFqWd5Y(hwHdX<wNL}(UY4>yPls&#ne4B-b#42b6TZ&tq32Xa1$`kK
zz6^6^S*t_WB&{BqVJ0m|Fg!)cn{x@<@+1FvF}VXB{mHP_Ua??{65}#@rv~krd&qS|
z)K$_^Wh3^>qFm`+8Cz|Y(&tAn92uLdMgoeIf9vF>KM2ra5S}<}{x~_xud+3Ahs-k|
z@Fe}}E!Ce(W7eyhgmSjh)+ej8L`$IbLO+*%Ho=)KWS)|<VJzs1=z@KuT*<heuJaW=
zBMW&EP|rYaA7wZD{?!kGCsRAaJY%%AQ`f!>=4nD3j>_*wzkP)`+ku{vC6L5BWgz%l
z8Iw`)ir|?usp`S95|m`vGD2O7A8fEy0opA}yjJ1=za9aulzM+zQCHB;JS7Kz3W^Ti
zQ2g8#SqI&<?0@MMfBEyYgaFgd4I`eDBn`*sr^G<>oEb@BLjN~O=x(Gl0})M)=f5Rf
z_U8DMAd-R<ISLg<j07hD<`1z><4Y5U&6Zky@UQd<=syP4A_UT80}++L!)q9!>6JW@
z8uJ6SR6E%=%;sVIxkaqW>QXh!ob9id(ExX#^38r1-Oy#%6HxZ3a_Mr^ik=|S9KnfM
z(opo<4+F2?B`U75D~(fL+CZFIatp$>Q0J}l2&|>1(lI}DAOD1O;lx7VevK$0c+ByA
z<5~VzEjrM{Y`eY<17oI@g&$NK=|1@XDDw2PY~XC*fl%IU-^`geXRfDz|H<6=ai=$d
z?!}g))Tz4_Pps4|;3hI~{5#42A47iQY&tBlt~CdNhb0r%?p!anvk#z%8~tyggK+9_
z%lX?UY0@6S;unbNh>d8gGLyTbJ@WJVo;x2wU(Z1zQ2hyO3zCQ<i)U-AEUX;y<Wy+2
z?t1B(#67Cwv~uEV2eO|Z#_fLdgT^n1Uk(WP$l=WD9Jrm(@uOJ77S0LUIIGQ%lQ+l$
zO|ZSprP{f&kh>PdPDGc@;57H2+rehHBUz-%1U1X$c-H~9ugGg%d2&xBe0){9`acY4
zb;Zdugp=wYF~^ndhzN^)YB|+~fm|f~b^7%a`?%(%Tc1Q^VywB$>Gy|-mK!;q!HMlR
zYT&|2yK8&8>Fs_;r?qb<=PTIrar-$9XKs+k6>6$CvxQYl2X`h5@#2_f2=(tE6Q1AL
zr-JR`be5B)rkSoucDH2x!fY0ttZ&&$R)zNg``wCi79bkfB)0+>ALG1WdLBoQv=f~T
zLI_^_n`DtGC-xj)G4^J(*EwSq7Sd@@eMW4Y=y5VQ{=Rp;)I~HUYUFz)JB$L8rEZx|
zvgSvH`Fh%1RPnQu(9fM!eld$O{YC0JG6KeLx;Tv2iMoc^ez?I2{)n##`pVQNg6qw#
zq{v3-6&hDnaiD@@i&}4r!x^f&0f70RJ-?s7zsP#WP4QOiRh2w?7Po;F5G~FX=PO$l
z`Hjg}Qi9Z4=vh746&qgvjkn->lIky$Ie&uCO7OLIlN9`agBjPzdYy`Yg-}GT1MeO}
z{^QO-(z|>FSsU_u-{8k2fj#r3#NLGszr1pIwM`RaWa+i|Ec$nS7ma0ao3MM<36dgB
z#AS4Qo8Mt}s&KYodJpQD>MS7?EZFS_BJ>-#8zj4*ceAp_JetU~ww#|qK6?OK+m-4w
zfqq*D0|?(0VkN4Z9&eqABXC?L0neyiAV+d~ztR3xQNFvqSmjKKT*11Hp7*&z$q*l<
zotN!->>5uJzT#|E-iCQ0WD<U~Brj|}s>OHYPw^d%V~>TL(k4iul()3o<X+qZICfb`
z{N=64+#5a70-OKVGN8|83p}{HB@M&$Niyq}%Y#47hF|;wJW_esy~)KwbA|*gvQa^s
zm-w6O()02@$~z49zc_p}D#&y36Mb{bp+{~{caGg(`fk(+@Zatz__!$JKszz>f|eNo
zTymTyGjHpJCMP9>Q<Ab4wg2mIk^RCJ=(=arFmKZ+n+?m?TW>FW&HO0q8oOA0w!HOA
z^RA8(Kt=sDeV#!op39wCGV((dTu)X1H^?n*Q*|<SuMfyNO0@<tg}Qv8o-@RL)Wt8y
zyiBDudyv|SD5w!VXHy?EaF{XD8@`228f*o+dmb3AIo>J%PH5ek{i|NsU?Xpq3?4aP
z<6MbSZ;ovji-DH_AjvP&^XrW(vp@BEUeF#G{SHsy^r;ij9A=DdKEgQQ#CidSJjqSb
z=xjbsx|WnLG7OGJLp_uApsUc$4_*9x_T46V#N%Hmz&TgaC`vT!^7n<nKw!`psuNVr
zuX~ht8ya}ZZ~sXl1xgn`o5j4hAd&<P$@a6T1Rm#@_z>+%WaDA?CxSguL^J#7<#9fv
z<y2iG3HILgiYykvDUgn#8BVBr3d7b(R6hu_D(XmbY)!YdCb>O??J;Z2c+bZ%R|K&9
z5jIgfGH>&9w%imJ{VGi}XP04oL8+)5Vf5#&JaGc<*0BrKscV3N+dC<Dw-<c}S6E6g
zAM-KTqe<(jj?(n!<HaX{G&$LHp^O8eqSy9-<Vu(mJ)T_5=0l_Sm~km4wLy${;(M*=
zJ6@zQq&F4EE!!Q>`Z?NOw%R16Tn;l_C*54Ys9Cv#K(y-VaeN+MCq6`!7O|(ig0lZ(
zVPCPxp48<r;~Vh!q*_0VC)DsX{=2W;5L=Y>MShc3vxLCWzBWhh<ohmhU!A{S7^uLg
zc07TZ5caAH5IB*mKU25Jfv1L{VUl}%K7DBJ<myNa6Tvblde-~H_x9Rn4MsQ2NcoB+
z4xu6^n;8AOuw>xGI-6J|qWcz0c;oORUTbHjaDqeD)#y~4{9o0tdqs267kl@ug6DtS
zjY>FAq<OhK%(gR!r~!Fak*Gefv?Eeed_M~4c~fS<UYDR9Gn>2|mhwXzAhfJxJ9h*k
z!5NSm^+a=<>~PJKC;Dcj{k!L(r8(-9UKME6^+x{=O1-IFHS`qKp?#vI$<sTZ5p^sE
z4^B;2F;>l%Y_&L-vM$Gwd{|Wd2o3>MMH|_9K6RczLYmnZFKg2VXIZ!w-?<dSVk2my
z1<!Tq#5B?RE5n$RO}lymo!ns7rA9Vr(3g$8;ZMFTr=p5J>(tTvPVvw}w?sxaJZ#g<
zcCPJ7f+To=WysJ!RboIfYq=rNqqL5_Ita$ht5q>Z6)w@RQ2Uoy2~d)xhIpmtaXkZH
z40l~JdB+vRF2c*KcH(a$)l?_Rd}oIo-s`<?#sdQz{xSW_7UjbKyU72`7x>-BVK2qy
zb*?<r81yI7z-w7V%bhn*<wc}%I5ljBEk;Ia!4KL5#ksJ2&vi1N7>hueP39AUap|1_
z+)~Jus&VV<_Gepj_CMur>qBg|^+8c;X&vLJ(TCQ9sE9xTpbyL-zBbluYX}BDxu;JP
ziz$M6W}<C}k`;_9!LUM(Je|HZ>Vf$l*Vt+owV7ZaZhq#&-=;(Au!2nQ0s^{%H%DX(
zd)q%!Og;%(`E%k0@<A~+8r-fb@cZSp(p{5`E{wEWQwu1?07*Y3)F12vL>>!CbyKqi
zl(papo@6E1@<UwxWO~DYFMgQBZPWzv;LUW%Yq(Fo3b<ytP21=#*hBTK{$x*(hh{?%
z+a}E?n=28vW0P1-L|+Wr2TKSVB$_;*8pMQ8QL|m830}BdG5Kig?f}mGQBOO|0P7UZ
zKtOTTGpeq+lo0XdJ|H+YWpaFECD~S(`6)Z4pr%f^kVcyUv8f+H=90lWXOZIKxXWm&
zXqU3R1?{8f7lQTBrDw-+DlZ@W-V%pc<o7KP_`S^=rn_th<>u2hd5&{vnhFq41+0N4
z0x^vP^%++-aVkEU>SJ2B>rpv8N=x@)G-YmbbrNg{Oadrg&WPU0{08&ugxljM``4w6
zJIkubnD)BFf+xMLqQ`=|yF|TY=Jc#K85x*4YzVZ^Hyc*q;ie4gm)9YaWjQj=J7ruy
zI_D~ysyzpL`f@w7O&PA6`lu_^dY)TfaivK0T*_zM3D|awXF<3yRx-k;>#p;#9UEbc
zgIm|E6U)*q4!x|f2)basuP$c&6LrCh93vKf+;{!K3v4s*^}aH}vu`#;d^S0%uMP;h
z4cNpZ$vxCj5m*>2a27~PTMvzfO{(v&=b}gF4S}H{UZn|X#T))*KABe2JU8k}k1@id
z)2G1|Qg4z2Mw_BK-XRj$%!c!~(=pAhjZh4K%Q&P7D8K?Dq_ls^EdN^y`CDT^kDUC`
zPBEU>H0QWNr`)y~jJGctpIk;-JtdA@b@-P{A!|vh;&;zEN?27eUT*DAQVl~82Nzq*
zm6*kEXa7n=0;I8+EaD=|A9j<D{&qbS<Dgr{n0xjbuID->WFFoh1c!pBzX40a-%L3Z
zUV>yoCmvBr)f<?~C2$}F${U)G-&i6fto3NRKc}XNEI~?^5#6X1y5RY1aCGfFq|cX0
z`$~)pX~Tz_2F{>Rn>meE8A1o?w|-#ky90oQkO{z6oPbo{B*aD0c}&!B3#~zC6|SMR
z)F#>;Brk#jS))AmLIaOjdvg3-!2oqeLz-*J*JPzkcom_co5n=~*BX)*CuwpL4jv15
zzKNEu+rp8wSUVqz)~{At;H0Ph+XCbpOym==1xVqV{*E`A-~+2uec{!ckpDIqfdRfG
z1w13Kp}L5C<;G;yfy~HOwq;CB%Jys%rxryqAbEy=PchL1HTo;-to#DXu%7<?W7^-F
zANwQOO+|&$dJf!aWwyTHQ^=fj!r2#R4;MA;#n94hRYtxr6NJpfhVeDC+4Bg?A}pVX
z_B6LC%Zu#Jp+G*g=-;O!mx|(Xju#f>A%UA%qkl9rQ=1e>&3`9G)z6=9RU!lSd6?G1
z|4(HrxwUz7GUK~yZA0Vb`=8R*KN``q|C<KU<N?CLWdUU#C<5NS;bC;+!=346xHF|Y
z3k}#q8usn5SyZ{JcvALu5|7PJ-3aeTb}u^BR$Un*eqhd;$m8dv7Lq70Jr5wl5OAlW
zEkISF`d=D>p;horiL2v88K{d}kFYP%yWZa+x^5Z1@#YHj8>bqmxn$^s=dtGY=<HHP
zR{hSQLh6lxRY1XO95)hudtYcKluyCdf~!mUm$!EZxb2g#&XXU+&6bT!q1|w8%fCfQ
z>Fh2l3Nrx5u%mZSx-xQXHe26H+aUdg&H%9hAOaV76Y%KO+90~F{Non(h3G%pr2+E=
z;_!fn{M2CfJYDB67T-<}b>ZUHa!U|JqKOc%E8rELQ*!OtK@4V8WpB%!DeE1M4S4vl
zcf8A7rI@oH-%6L-dWMJ7O^Ob12-<=b#3#$UWrw8Xc(R71(6@#^CuS@29qj`ld5@Ol
z19DFQwFS;EN66UIAaYi-o%n)D%psoX!AKIMbexMZ7@EP{ip>5)l<V%==;HWswwqY8
z<IQI-qkXTY>vNI;hTtn*@zBcUg@e>7E+CF9zWCbI{f)~d*#X{0Dtqp0!SZRRo8)<?
zB<g1iV0pFQ14&>1{cRSUSooFr{{dt`o4*j}MkYK@ai2xv4t~lgZlceXwuQ%Qcnif1
zUw;GQ{t`}Z|A%bCwj_9Mp|HPfLe}+m<-GUcPThOCp@7@;%fcrarT^l0b14SVl7jJ6
z5E5?VLW|s1HKV$)ohRaVGK&AjZ|tP_wPT-r#b10P{$fV)zxa)w6u)+?m#_FsPsCr!
zCVtCP`7PY~N%3pvc=?Kd?}_;LGKzn9_kQi0<syCsS}6M)ia-7&qxg4Y@0Vg2x})L$
z`B9V-k#33e^zfA(Zk&gXC;l~~7Iwn~fJlmO1^l}Ny*c^-Laimfip2d?0sbf1bdaXF
zPK0b!Pqx(#fb`#rbAY|qtbpss>1=+~n-0ED!@UT7lu-rRju|7JFDK+xrdY{A9Kqyw
z2Y>p<7hyb*`z|yX&SWKxUj5&p7UEAbDq%M)LfsdP`2X2^_wKflV_)?D^C_?<E6eiP
zmP}HzWNV^XSI@D|mMssZiL;ZN%LS33gkzH60HkH*)8AiJ<58fxBsL#<4ZL>}k!&=8
zuIlPvy$^m{o)GfMk<j;ttqU0Pvh^>0IU@<4{c&&>^x&;C?mb!%ItwmBe8H6&{lqgH
zh3ud5=Y?;NoEYthEd6|R$nR#OkCLsb`D35pQ868TuxR7{;DIO<N7uI~gzsjg(6c{D
zrlSxRXu0G$JvdK&2fTOEk24bGWt=QngQXlP!>gNCyWeSz!hR5qM}SuBo^B6E*cbYb
zv(ZB9J^Os1)|Zd}12;~;?+-d2Et!Wk^XLP|XqYGye~5^Tz&koVI$a9M4o*&5ZK$0W
zB)PJ`XC%n;-yA0=9xuicU6~|*Izi9BX<bFV4pzPV#f(e;?BN!PBwiNY0Q8BLXDKXC
zF%xtmkoO_~d$x7oEICJ>qq>*IO!R^{Uu$onE{AM|$=Q(qJ>zOWdq`wk?S*<6vK1!Z
zLjL!RtNrZ7xox!<>QKm5m|O|@-!rcEvzOqu)h=z=dHo0b9}ip2!=vWm*~ixT@u$OP
zjU>3`+u10v`}}43?FCw-If7RDy!B5q(`A3oxY8xIc#fy$KY#O<?4Ze3xOH|F#iQ2o
z06`fDE^jqC3hs_yXC%q97xtgRq`hpSbb?^m8eYR=Fi1@b6W`3Z_|IPUA7Ej;VRRkD
zo#=XyBgsWd9{~1NqYc?({+Mm0_ny6sKaY{<5e_bw8vn^lOuDK0W5%_9_EMfj%0X~3
zzFZ1Nce){2%0Nu4bn#)v)qeH@{NU)AtYF03U^`BQTBQ7-BlB<{ne3;Z&zq+wK$5?<
zPLGbx4$o6OWB+kBYG~#7pO0-4tKkK4jOGRHUf>tTfkl&K|Fqd;x}2Q;dYdN7uQL+m
z*>4d+lqinVWWr@_mft@stDo){_4nDRbMWjz5K(7509m5%s7HX1hI9iZBY!krP9RYx
z)XvU#&(Cge9};PkKg~v+qh}AC<laH@>{8AcT5qIVkI9*m|2^Y^KYR2<3r>m7Z+S(Q
zvfkuUjN9MimPw?>s!x0~)7sY^i^D#_;D|3*H(2m?5JD2AS>{V206ds2*!__GhqW(0
z%((2&{(LqLU0X6Fw}E1hZqf_efmfR&yFL%$%#%}#m0tuIp8Y}mBFOOklR91o8J_()
z{8(h5qnL9$IG7?mn~N`IJ0rA0XU|8mCUVd!Aax$;^7*N}+yi1Mw0QpM1}}&fFG5Vc
zkbUtYaO|VdBJQ+0e<W#*71rhQFJ?P0o`0M>$taEoJ^1ZRskE~Evt#jec@gsJ1=8h3
z$gUSimlvUwKRR8m<B9X7_+qy6<=u;rV<yA%F%Ou64ymG8d@&<oUW6cfiG+C(lI#T%
z=K1F`5LA8wgb9THa?KxR6JeV#LWFh0Zj@5Rc<CNZi7~Xu&X;)z^CCpp3na|evyW0B
z5%v-Z^CDpK(;y5XV=DTc^u9xuiBGegGFvY~n3-cgb+G&2gVejywpJ!yuDwi9WD)dn
z?2rBwgHdu=_9E%?B1GE@-ajt_ML!|>P)^7uWxSd{W;=C0JbR?3CgON2jn|8elILZ9
zm#z1^8Q1&SOQ}27dwrqnJ@hXFltfFY99sVOOsn2lZd<R1=<)Cci{a5?<bf)SWNrUP
z*c!%Rgzh*uE#RghQeCm?wy$R-z_S<ryZ<=$zNAZ(=lpe%mSau?TCoKOliF5)u|#?H
z8pjJH%JXj@@e+yh>`(1SCJN$KY-dXP^=xNK{pFr1?4Muuk+Kw;yxb$@+0x|sCorhO
z>-o~;<sK-@qDgN^C9<iy7d49#pJqEfcAx#}aq<Pt78`l9#oAKZEf(ucHNM2B8CU(;
zpAQqOUSIO6Q?<ro)n{u9)p-8Zb|zN6vE)^!s*S~}&(;m9vG?p{{KTrSFJ;y9mbqB-
z{O_5h%b%xxZq<_d?VhE(aw+-n`M0G0SpNklym$Qh`22YH<oKVv=f|g?|MnJN|F6H{
zzqq4324vre&gA(%`stTuTEfX&`CFQ%{udO3XtfZw(2jrc=)XPcRsA}@=HXkFA05?d
zv$ZPEuiVAsPuZ$Gzh>%I<@puUwkppraBNkcU$@v+<$J#f;@UP&ssDS?2>4;zlE>H5
zl~Gh7)gCHsOJ1{kF15zwtE=)ZrUY(DjGpiAog8`>QQQgQox0Z!dc9=mw^0Udr{?XQ
zHV+P)`==+T&7F&$-~Q%(Jw7=9xKppy{)%(!Z|6-9MM1;M!Ol;kXvp6jc-LWPbhT4z
zufAWSe)P=iM`3`v>Yvf(RX&*g^~Gg-XnkY9KuSMx!6!J4oG$pg-y6F<)7e$n9R(dv
zzp_LX@o<agbMnzLuP0F#Z7-71h5gkv-rBY^mDY}@RG_^eououwBxLUwWp3?RtWREA
zNHO<rdxRP@UJp%N=+)sROoGvxSMzoN+VH38pM)?h>Qzof=Ii+7-2WEb`hj|1L|rq1
z_c<B`+nI_<m-WZV$h!!<5iT8YpNxELH0a%UJ{TeP{9ezCMpyU?1mOyTiFZZOU>5<d
z8phEj+8g(S&LWDh?ER7xJuiHUIz-mhEA2(Gdi8BLN|s8+KPuftv2T8RkL$jsbT;${
zMA#QKVbi8=9p(VgD05~KbuT0ELpT^kX1tj!C23AJuBbK`_b+e(h~K_JVZy|F^$GsU
z{<!aj9TZ$^_oDVU^yv!VAq~W2ue=otwMJ3v$9m)STFP$cS7A}5je32-@qI%~7Y7CF
zc%5-fB`VDupo1W~wsgHg6!(4b-VlY~P}O0uU<TuO&x>)=V$trzV(Z&(Ow+c{{s^Ll
zFeu*H9A_D~cr_9&>kTGPHljvCrM_AEuKokxku-|G2OarNGghG&+dXR%8FVrKm7KfS
zl8SKM+;&sW9Ru2zDe0T$b-7Uy$?8nPt|2@jldA+q#@Kf~kS!VnARPoUNo{QRV&}%?
zndl_&NBLODaMY1TL!^irfR6j)o<AZ1&O3S(``vEX_OMYeXscr!H&4R+>8ub5KDIta
zx6LHMkDxss1#8}ZFG^_VQcMr-30V`w7}odv>{^=Erw3o<ZcIbutMo=U=JB!vXy}I>
zjvo&E_LX-TN8_P6wwM`$<Y#(WJPYK{o9qszq-{C?at=2!4L0MTGe(nHULQQoYPK@j
zogrB;8$=8}GYL0(fn?457+%sLXO=YK$KeTEQMdIOmC5;5(6KOVgu^i$v|$}jaHH`k
z%sLGJOoz6Zq!VO=h+5YXK+I|z7kRY)gEo%XB#GJ~K6F5<(N(r+0iK8UBt04=aCURr
zlKf1oQFpcBt$ADW3+gO-Yxm5*GpUtpiw=U;r9X7qnDzDTE&BzE<Xi7L24*WKy&@=-
z$u$`E^$Pfg=r+W<qHHg*e(VntAMh+1c*%&4LvVM{AA+I5oEVIc=sb2~&dl^Ued8sd
zEf^cygQf%j2l0S5pk=zQha(cR45Gm*PrT-x^G5V-cVD>xGV`v$lDuUJF=nA(uW1&#
zT_@=J<KF1bx5)OpiGQ*@mYJ$}a(?+WkC*7x7haz<c#7(@f)V}BD|!H+RkJGiI}Y$u
zvT&dX41}I|t&5u>Hj|y*6n?00Y&%w^+;BBZF7xm>C5#T<OafG1g#hdX36xf>`FKd-
z21Y=FZOqE7c}L(-Q+S=weTpX|aN5XAab!9ak`Y`*49%RCaTHV4NX;uKu4@cBXSz~S
zX?_7k41hg369>H8uD_E{Q-BRcM7@7z96-YAJ0JGEKNiIW*|hFlP+Te3eL-9>hW24O
z1PiKal3;VYzA2xlxI*Cr7>g96m1bX9rYJZ_yIT8LfDG`M4c;kla5=!c3<jiH;as~Q
zKqj?EI&~nj!@&@!6o0g@{J~|w+9HlV8rvliLVzTb01KYlSS!*q7*D{5Qb;E+uvr}S
zfsb&W*5BaZgA@z~oiZTIP;yA72?AJ<l}Y;w*sy1PUrBs7X56pQ|FIb`x6J-O_gPyd
zABqXq>(dym#0B*({>f*zGp@M8K3I94X%Lf`o2?V672^*7V#!qdQMfwJud#j6{M+RE
zH>dS>$jd5+2kh8?_4a->_U*qM;a}>IdA1IZGJR+9dAJz}9Me53pNG|fTNWv~tEBRI
z+;Sud<8^LOg~OxUZVjS7SyS(q*<y<NRA-2|V5$>DjDPQ_b=!w)TK5RuD385WZ<qRg
zz(B)Rql;j4P2PqS+mU(Xca;0xCbb8~tWh{5vo$O`Fk%{W^_oYG>AmLR$?o~#0Y0T#
zura0qPmpFxDh|%9^#xm&8R7<fk~u1*>)UmO*d>`>cy-rZQK+35sxL*GUZY+~C#B_O
z>a5bCUM^7s3LcWNk30h83SceP7&vJ#pykdm8nT_T^Rrjm84vQ09-F35VG3>1v~~7=
zT}S*W@lF9w;{>?0xfDCK4~*CMhpl$f!lS!k`uclUd&5>+BS86(FBrn@iR_~nLEN*T
zhgM3d*$8Wfcn+rZ7zQ9%JyA*mq@%^meyFXH%NcfH5cLv%N{081cZBad-g@2RW}UDd
zdwZ~-ZhIe$T`b|-(3D~-?Cwqg8yni58LW>VNjo65r8G@ukuySp4a2y$OV0c?@3?EM
zR}t?1#`3(mc`I5>uAp#+z~CBnV9+3Iyp!y2)VAv%>{loPq)rA6I~!;$<|ab)`876U
zZxp{fTb$k+qhzYQ5gkdc)K}S8>0OhN_A7E-$x8mmI0Qc#Wt9d}$9u?mGKD2ZYTP$1
zjt}Dkoqpar8S3wwcYTI=Nv<tNh;_nl*C<*roHqE4osIjA`gTL%1clWa#A$A<ri_-*
zQUDYCXpPNWj;eD=juDO+!*lS1(B@D1&3LZ*<ToX|>Kiz-G1!>;dwvWE^WBd_e}D!x
zKr15@1l|8{#x1xa_41^43AnH_w&q*Fq>GwFxKA>K)dP&pOqqJvh`$jUkdPyeqD9E$
z4sjd79@B-lf^5PhV-vQ~WR?#v<!_JXr)@+cF_{Qkax;I3_0Pd;`H)n&L?L2hbGzY&
zf%uSori|r$OxE3wNeCz6-N!p7>q|T)Gd4qn$e?urX1AYw8l!D(H{9Hle3U&^Mhm;%
zr^8QZO?dq2%gJGD7t*EmY4-~)KRkehgx0(>IIRP97(0T@&^P(P!{XzNy?F3krXULd
zm?X_9)*WyRK#p3{$;Drs2-zUI;;ib+=?f#LM%(w>4Y!;yw&y?D<LRM^OGm?oAuY7%
zk`n7iT45ZPR=mPKu2|+IUBw);*~h0caEQCy&uU`u`+7|=h?IbbxB?4d)CnBlX!18U
z(QP=uwf@Yiz5L^sCfr?U6WE;ARGwZ@S;=3Xl{_cyECzBnVX0Xp72sbP$SVUm{I*i8
zx}7369ph>kw_xCbiG0v%L;nxke$U-jUYo|>DsI0ujki^dSA4Vbc)NFW=^PQGKNn%!
zCPJG-K1rj4DDeIm2hc--{w~Kp6v0sdQy4HC0!JydEL*Y6j-K1imp~-{M+@D$5i;yd
z9@rS_iuS08n)NP12<>(N&79>%qAhLud8pL(2SgaNN{GfVak;RJa}56j(&`6X7p-_a
zX!U}@<;X1zyYbFdabG9v_EM>J*B$OBn23WUL$-*grU-a+9PYs41BI%*<w`W84ahbY
zWHL}vMrLD91Glrd%OZ}ubWi`gANDBdW)26H0G=sAD8RRJ>PzV)E_Vjs*o^c~ij+cg
zlN(sv#6DPiqIM1Y(SCyxdBqJ#HvY!4F-@$Q1$du01Ml>T3V6Rf;GL6p7T~?q8Y&g=
zu7LN#fp_m&0B;30%7a8eY5VBX5h6zGz#F3AX#j5~(h~>XikC+tk%koKq0*B8-bAaX
z54@+qieifxU$0#eyPses5PT2tF1Fk<fVYIBZZ-=6Ia7d8;BMv6mz*yye|oqZ)P=uf
z3ZW_9g6K3i?*8g(?=}}ysQcxi?u@cCfbQj%<*q<?1-cgwy04#st=oPcsG-I3XwA(+
z_hSPN@6Mv>a*OxZsd2Zwt=ow%;7uOsbUhbxqXcAS)uee$+*ma~Yu0Ty*rw(;-%l48
z%$8H@X+buz&Vs=GIn*fU^kU<`u;XTp#O`{Oeg6AtY*H(XDV(g@ChpdFnr2j`kdS=Z
z^u8Q6@jst-KkpxUr=L&$XEF9}0}*oAtsVQ%26or6J?-M6L^=VwvC-zn+>}St8p4Oz
zr&trz>z+E;Wa7#Sg}*!$ev8Djz;Pu8OgRFp;1jA*SyiMIi!dSn@?6uURiuQIT&d|M
z4-<hW-Z{pZtlOQM8U(2O64u(8Lp+T#ytIsB_y{!zSG`Y^y%6@PY?w*L%qw|NTnQx+
zcoeJatt7*sz3pwj^Qck-0!a~x+*rlY#hF}5>IkPFx_&|hCULfm5)=%4yo61YY>Q|j
zw^dx<cB>h(-fi2Fmqu1!8Llu{!!<T#)I8c>!E3)Z<mHl&OkysuktW*`b+bP~w2bN*
zowweB%otMtfIl9Uio+-wwUFt68faZgXL1iWLiU{7SyTr_9RpaVL7`&rkw#|c0&TZq
zpB97!VXl1y5}CT6?Fhua%qqRoQstCQV~#oz4M0g1lrkG!rd43FGJO}}<t6qjlx|ep
zLlHt!0Vo9tsvqi%rXe!H57dZV%eW&eBua5F|2X^HWEp_Jng`im2PY@UYYLGHj8K_(
z^(=oIoODlycS&Bzjq9e>3$#1|W(vhYVG6ko#Wc?LdM@HJg}@j0knd|3_hRry<NY)e
zUtGbW_zPiv%A*wpTuZEI7Fvx?FE1xr&djJdK;`j&L1Fv`;hx<GDC{k2rsR)2U2Si1
z<*vz<u@kBUZHo#mf1)Dx6U<>>Cb_|cOw5WaEw^c4Wyi1V_=~sW#|_lFaN_n2N7bP|
z#YrMIlU8s<*?Y?HslZ64IGBWfihadept2n0NS9QI&xlY@`xUMJ;(a~w{>$4tdE3DM
zj9}5yfB7$DD;m_WZzAH6Fij<cF~d$;p0tNja45XHh6yQcAGO9uo(XoAV5jeMy;k6x
zwD@vSjhVC{e2>eibP31vqM0}HAM-d;dKVf(A`bUCJ11mA$(3ngPO4VH<yfh3=Ni9K
z_H<Yds-KE#d{DH~2LfnA>URf~4cb(9n4x(#y+^uMGKaNPFanHwrrknOdEeA>cjDF$
z+ivwV*MkzID6mZFh%D-xC>oc-t%|;-aqBKOJea8B%XNi5pMLR3l|4K=JUQGy&!BJC
zfPt$GQmMq8FcXFMC37LtA4RYc)!pHO0N@m~^&mxf-*j}yE9Yep_>;ZDk)(?o=Cx6M
z)av?f&0Fg5ZnzPTv?ck}_flIc%Bhh1owEXbwELB6O`$6Rlt-kzk_7`LoYTe_nXb!(
zLLmlp+aUGmIvk)g1Mhvh-c$_9h?V+C7(r*%r{p^?f>N=cwBVMK(-upqtPSPTD4R#w
zYU^E9_tXp)jVUxG!F&yO?RM1MJzK%Mv&kauQem}9v3_YkU)HeUOn(c$lAXwYS`OZ1
z;(QB+knNP-o?5fEYTlTv8z>6I;sFx<KS3PPwoVJl;~S8ks~fQt;ZpX(DVp&|X*1Vr
zjg7QmSxKE;utbM_i#W#7zV$GbIO^+8Y`k$t&X6Y74bNE2Tp1wA_W5m|A$gvgHd9{M
zAj@WMpRn!s2dy?YYN2I=(;C7+;aDAkC4pv$(u9GVEMQTf-9n>mX6q{Qr_%CGz-9aY
zedv8W{`KSAlhdzRgBj6Qhv28QfURY?lCa#iXG&gRQ>S2#EBToGEt(iuV1)lYLj@lJ
zR?`aX6IauChLM>FFf2329-pw(6yDi-VY8Yd@Iy@FY_sYj6Lz`DT^k$0#=G|&dvrsI
zA;f#|v1>D2mHg&ThAVXK&8<N9^<6AmHSp+_;i?2K3RBm!Ek=Bc#Itz3l>qS4S`|7^
z<?*gO-fzzj<RVPSzvX+p*=Ez~8S9A?+E}vvN-;MmT9AEoX*Gp@a!&4UHn<p*6-+Vc
z?!$Ey%okjr4-FCE;@&5u@a5zGm<pp^zYY7%3VlY=EOfvcc)<^718AEN4N;J*hbDMw
zBLy)N^<DYdLq$tYDhK#5)+hWyjlWRhn0;)<0A(&q36j~N`1tDtl$(w|LIiKfBMblg
z+jY-a(pKvR=g`OW&j$X6h3qTY%8aS(E7#LJF~p|1d0zgn<*2lAr*R!San-WzOiE=q
zg{>4Lmc~~ZY-RN`^|hl>&n@;!zku2~X!pi2F`5eiKB<S_XpAmW=#>VBB&H;fEcH7h
z69#ul<EqQ1e(q&2x<Kh%;jCTbG9ZO1wJD6OU<l#^`;X1vS4<5{DB<2)Lcy<Lm#v#i
z4C8!>gH^u|0~bHn!EbL-^V0jj;fQQp^ae2*L{W;4UMaVM`4_N!dMM#)dOa>v9lnkm
zajAXby~Yy?)ONF6QBg`eLo0{8qYCG0>AKBwMt}&OqY9!K59TZfHe(@Z=ed%-nxx#k
zY{<6$(O0x!PEGy=6W;o%u=b}4l@Vd7x!<s2Dj(md=Kka=8l!ddgu%bmf6>+A&yT+Y
z1_!@W!RoKg<MTs09h!%`2iXFfGhofM*#QwA*2F(*{TSN0QxS0W53Y@}s1A?Y4sf#<
zaE7V%9W<#s`p1`Tief9GV@y<xFbW`e1vY#%$wW_~qVMc7Wzo>@w1#fNsL|MNxUK9K
z8FJk&QAR85VIQp#0!CE4cG^W6hF5BtxtjRj$+k|`mp8eMmCSFKkV|xOq^`DH9MNw)
z4d?|&8b%00l6?lh+XoYoi?OiEkkyuIH<Lexs$(6X14U}fS(wd6z{=dy2H4~34Q`-n
ztzt1%4i?^sj?|xFD=K%;c%ZZo3kU>S7B+iOJh#0viY3sxD}V|h$jYdB{^gC=Ab&uE
z1~Jg(K?G3JpEq86T%a4*vm?1URWiRaX2A?~ntsPa><$Xb0ghx4n4QIpfA`p9e8T0i
zJi0fA8<fs3LH^j1xR4TRA+Ddco3MBwTdx~jHuA`kV-SUW01|;fw|OTw;Ddh{#$f;7
z!Z!skVS<ckEGP($qEPypLVc<D%ude<D`jD{Z4^dZ#V#bJu9(K%Xlrb?Qv`^JyT~`T
z17$IIt5IvLzYnHRv&BWczBZ$6$@c4Hv|XRsXba(58Es2P$%`}ED(9!%W#Y8Xq75A}
zS7o%7_R3Ng_<k+7R~}KX9dEkeT5(y`L~hC^a&1Sru(4f|xrMwhNrb{RQCHHSl;Li;
zQZcz`kaD!o0HK5qG7mpBZ!sNG=)lJZMhA(v!l;e&mV8qD_^*q!cRDbEfp%nRSPTdd
zawXRS5S`&@j@ohzvQx~Hn&Vyx6H?@(V~pLXiQEs)CM)#tj7k}dOFR5dk|ob7sn?Km
z1VWNU{Phwklcqf()+)Yq44y$3M#TfKYz>51*pZepUfHJ#kzg&c&aUmH<0L`#=&bT^
zo+X4eA5v3Bj&w3wIvgT5Svih0iHJ0B^-^O14t@-&RTs>R++LdOh-lP2AbW6H(*v82
zVrCI6X?jni%@TEern%A2#79V^*_?BPQ7D^nXkDq&2_~+jC`g4C3gsx6#(oRs0(a%g
zI=x2gQIk~PlGx;>E);PH#%ybn875bx$~l|zrt_=1+1{HW2AR6xDKbo1;ktXMqq4h|
z{YS=7JJB_&aHJsxl_Q-oxk~*eFlQX?Q&(8HbrSE}Ai72-9!&JqGxfE1g+I;4;t2Cz
zfUsiNwc0SKT~HhM5s#o<m5t)~_g2(xeMW7E;zo&g6O70ThX6?5dqqYK>cnZ<jPbBn
zu$bS_=1jYhQFozTjz*stNQyPJFf)_qqbUL&2QIl5xT#q-;F_)Rm=}E_yW^gD@S+|%
zO?Ht)y)pN5&l<3;k>THXMfsE_=NLwY9eAK9&lo1gAPytg_z=BGw=8#u<bclX0r(;s
z6k)~K*9(D@{b*#Dy3Ag}{gp^W^=RqS%kEjotW$lyHt5rId%>yuTL=#y6|D{jkj=@s
z-Nx|;n!s*3#+RIr8N=s>{|xe!U0jDSR&IZZl`!K5!8M+ZEU@@01wwRHNJ5{z+bqFN
zG&-u5FIdDT9p`pV57BF|6d_gsUu8qH`@wBTQ$I(3ckmy3=&5lenVaR8ixr~%=pyX7
zc^1jL;C7yw$W8g+#p)^Y*1mAs5o;f<3C{WsoCx&VZ`sOg;9(XMF(AQ$u8TXg?q-;6
zfP9(xk1}>oq6bDaYy|^3b+Jwwm#w>6`}v@;FPH}RmC?#0*+=WdFsUw#+x!H56Gq6X
zV-P{h(e8aCt&7ABh04%T5Fq~v5}VhIq&OW{nV|PBZcJ3d+cY?VD9P(e6R~_W*W&;&
zH=}dub2LIg@A(xS2^2{Kc?oDk$ya<jgncv*2lgCs-~k$gkB7quj|pcKGmv4UM!IPi
zooq#Nc&4zb23p)H>a?=y49HPnh{hc5*wYp0aHKVy<0o*2bEpBq{HBOSVAnZ)&ZDiU
zvpc)jO_-HQ`7=QPhR#WNNuGC*TT(i8>8TWE@Id^LsU?sVd>o>+5CfnTtnfI)peYI>
z9vl*{A&iEa_TphP*AXxWj~86{SWhQK&s<V%cy-evM=j+G*6F{L149uZjSt%mw=UJ@
zv~^_NSq^mN7Mge)4~Rt;wys#ocB>O6@C`Xf1+3S$*X^=d+uC<#Txb_5w@@f;AFZt>
z0VKRVrAG3RfK?EFdasK(fH7by!KOn_puA($f-!3^iiQ`yV>fpA=hhV_R7A8ny%i>W
z43f;t;1gcH!s)r5J3TeOiexD<&8$w(DGb%(E^<rTQJNUs*lN7rYILSxc5x9O3O1)_
z$vfrb^xT-)=?NfFIXz2z^2Iql6|5+CnXqc+PEX~s(pnYnpvvi4IXxdcQw6=?8>1FX
zb<p4#rQR>gCF8qRTd~is><{}9u^_t#U=in`upSIt>NQZOf|r3IQ~9@g_M3eExs(D1
zuTZzTLEK`aqMX@&hKhAZbprc%WhE7jLm9p7b>E}Hmq@oki57B^@gl%rOKCK)IFLny
z?XB_+=U;2YHzKcp@U7+OJw~5S`5*;pl*L=00y+swD$!-iL8DBrsR*Z&)|)=nM&V2s
zGL0AQ)Dv{CZ-2Yw^q6hd$l)e2mL_&z(ZYFY&GOvx4)=fi+v+Gn4o&+TlzHg!sVlk@
zcEQ(VGNKEqAl@HiI4~)>3z4D`85`=WoO=$_KUWx{SmMmDy+RJO?@>tV3{3W<->@x%
z92I2H$Gn&WsaoeSgwYpNX@tyRF=`B<Jv^9*{1`OcXRAM~SY#u+Y4?KFi<|Vu7k&~Z
zKa)-b{)_10xDW+-U!X|A7Lv5Dg3cIqXV@cw0r)Pnw3%neGn-nBY$ao!E!?iT+mBrg
zK`*@IH^IBX+?LNxFJbI1-|<?sQu!iA^l0e<vWM}?#C&)C5btVUETvJlJlSknDMCz_
zT6928EEe_vhY=J705&(UA|vwI(0y01Z0n7^^b=k$L8^s^q>q@aiddGmp9F{@V5f6d
z!aiFjB1Hn%7dgIQG@N7~c)W^wLFohF%`q)a01sWx5+>gdzlE4D9>J&tLnb|bwrYq;
z0f+Q@s47EgT!zPxEJzCj%MzY;JP1ep2<5f@7+%tvn!D5dZQLHBAE6VS>kvUg9-h7z
z{)cUwZ#>+<Hk$4;pzOjG@_3p2!|Mp8u~un$GL8m+F1S{|kQ#Y3OrK5<yL?ha$fjc%
z-VNn6P{f}yT6q}zXic2$5=DsiSD+)@hitXvyihPp`jL<G4%lO&${3$6<iR68UdxI{
zk=WoXXg{Hd4Ldi}B(FDKn3k_8ERf_1Z4*cG6A<}d@j*`XU{bUob#7jfsK|%nnHOwc
z!JQyU-N^oaTd_?mbgaL()8;YEDxXUA;^@_B_pP#&C(l%xpFlQN#K^Ef1wl|)7t|$6
zM1xl&h%OT0gDg*z279Qoz2kjq*1Q@S(>^upUfq1t@apCpi+KUrc8GHW^X>cuJN8ei
z3ZraSlGRQdwz0A8X8xrDxxo{%ij~P{HX@%`8U>HAO$|-?=!HzJZ?58O$N9@N1YL2g
z(KbW~$5)1p+ur~CYU|=tlaf*5e{F5o{{05@^bWAt{0YC3zkyCU+t34Mk$p^`kCrr=
z8GTxWgPgYjlZt$#F7fv40Bs+pwtxFwl)bL(bmf`sqcxemPtb}h#37Y%6at+=G=nmR
z4c;19ktYwPd1bfcF3Hf6uZmkCu@J_VCTw6FOa{a8XMqb@wi^Ugx-G%dfXZ(ptd1w7
z<AnokR>IfCLuN_86v=WCAatf2`N5{imC#&49A?mJJ{p{g)N|t++s~g0a0rorlM9jE
ziUAfx7b5)vz^RUTD)p=}3t_y!<|HHU8cDEY1hcdm67!TS^>W!*T8x4QxGxrUNJTs$
zXW=xyJ&##oP?kWTAnY{rFa9tb-3%S0Ha52#ZXs`}_vguMtAeiJS5U(waF!))iJ}C1
z@&G1g4gQ8`%WNRuY-VvMVQEYvzC|Zx$>Vpw$V1Ae8&pZ%K=KWWyF7x(V*o<sZc+F$
z-F&x*)XeY+3k*7@a^E|}`lS%3_G9-0AsAjoq8`FKQaQ-;BMa}<MUB*>G{{%{$gmdb
z50qXUYaMTehQ59yqehrr%1@FBAd&$b-)5OH2{`K;^VQ9CEPySO@oQlwVlZg!gxqu4
zL$5Z6B$#jw6`rz<!c(Rg<K?j?rkT}Kc0b#Ro7e|yPh__wl}=hQx9TD*t%KRycXuHm
zfo@jR)kRiZS-HqwX!|lr;u(s$IhN9_Tx6<#DH8muyuiQh{c;c_NTV5&ZCHxg`N2##
zgu%K+je(qdByBqS$F>xAfP!KaoFvZ^VTG`dE*&Rg^gfx(*$Yr^iG=V^j`k!KfR7v!
z2=L}Wm7+pyY4$-fLYp!Q3Z-G4n}OdC+lBqslnKeyc^HlnX%Ej&7ph@ed&}ewu+B0Z
z_h5APDAM%?*6CE!V+%Z#lLMLEL|BQ?37P+?xWya*L##xOYGHI}MeU9=7u0Kx#y9jW
zmMr|JX!a{L#7Z+lvbI-o$kk_vwy#c+M!FwSRPZQx1ybfU|A;vjNa%BN)DVG@tzlAm
zxOzzHTB3+#COcVhS)tEjO$}J(^5b$%=NAhjSbW`7oBFzI1M79@Hu9<O<%AN}D@H34
zfs94g={2D+`o!s|scgs`b|(>ZOUC~x`4b}<(&~px+oKcUw^cxsLJ626@k~tPtOTF~
z^%Npo+`+osrH}?O81$J!Xp0MSfgD2bHf}7Wpx$asCLdxNh2Zd06B%!puG&C)S)~fR
zP*otO?<{)2zGT8eQYlEM(gP|z;L$_n`i_|!NOrd$ubT5_x)uQfnoe=L-8))4>p#P@
zZoF`--rxNml4xPSgF&%}(;oIjZrQ}=4a7hrH|zm?74AFuX!9$-a+PFEL8$Q)3eRPx
zKq&|2M`b}jF8OQ=$)aE&9Qlsv??fdvL0u!Q!U)Pk*+(yeQpLK1QomEi7JNOziJoPB
zabnl(q?y1Zt@NlUaG4_h<$8!YoN*b^i2lhpC|E%rGU6`w!OA1qw_b@vV(NUOyz#IU
z>skDkz6b8M(9&|wj>*iG6)bzfuq-3-49LteFRnsn6*7BlWY%|!g<C!@`=D(id6)=f
zrj0KhCt|$7W;wu`fMx`<_|z!{1)#$!%z5w0j>bk(w3E-uw!m=87Te6uh6p#r?jVi?
zmNyw@jd8Ht4iO(Rj47Un62PZ|eD&o)zWYyZv3L)J_}ol!9AIL7jX8KALmm0T1M`9Y
ziTAG$+gtzUXgcBoGT}~g0f$wAOEQE)9CIf}jIPkmk-GfO#vFwPAs4|-ADF;f3_8t0
znB&fA_NAES3F6L;+El_qyhO$Y91)o&4rFA#z1VjHPcDJ=9yv7Ev8y#uTv|cT7YaQ~
zG@b=}Dne5#Y*LcDrDny~lHCh+P&t%qKS;}`f7Z)1xxBh6hg;0+=ev6+hu%dLcY=7Q
z?zMwnFB$r6cuRL`-ri~R;IO%WdUD#_x#%IW%KLhJaQ+eeQv2&qgfyp&KChw!nmd0H
zi?Fol08<o@1fnGSz09@lY8tf9u51it8!3!#AFc5>hc~8acP6NsmjDSk|KUP}TmvY}
zPfI~)8b!!);6?Kw^oi(~QadsTn#Od~!3AG#YKCNplBEUgabt;|X)J-jf%+!<{!K9|
z7_~Sf57T_~dtGl2nSft8y^C(Q<{fe<K{%im^b`gA)&xRlzH5ryMxSXD|A4tEkd+E#
zMQwt+h{X<(C<YX5AQQqh*(r@Ok%MTAyd)k@u&NVL0EBr`(*lE@a^M|}k+e4XOtl(P
zPgc{>#d~caH3eBJw|{t#R2AzFxW@{=eOj3d4@?ik3+L^AK1gl4uf1J7g~>5Qcq!uG
z84gmVuNVR6lH1%sm=MnZ8C345-J-w=v|Vofpbp-0>U*~dT;|FJ3g^QiYZup=VYa?m
zdfEG*Xmgs<C1Mq<fi$$vRIV4KL3~UaPeHAZIg}q(at@$jTRFowa%~HrZWeBn##d~E
z8M4;sDdU<(hFlvn>{1jm!lJNSZ-)50hxE)WC70qQQo}w+{QD>@Y&gb8P%$@N?0UcK
zcyL9d7+~J^dDR;oe?C61QP57K=Jk;biR4o1ZO7l&>3d>a+;at`1zt;{FMyw-g!_2U
zz);AjaWwZ6M`;*9Wh(i;_p_8bzb1pNJhf0Z0;v%})v$1k??G23!ZLfjNjb^HdV!Z%
znB3+luyljV*iu#2UIbi&@SUI|ISNgVXJO8iGv$iU&tZI|wXdR~oc3NqQk6lwUqEFP
zB0c`uZ==XKWwdg-+ed4hb(EG3qe7DT36ho!M!0{Gz(l7WRsF?*mM<0`=W_(zO(?BM
zrbSk@(KZVWUO5ls+lzUeHTXLA`*Ndt>Ns-jFHs_jcnLlNcrjqQ6NqJ2Ej}$9*E;yk
zRf#XItaSJns>4eX&!WP+3BbyIRJo5H+kFHO-VRzw{)M6vwo2Ip_a6B*M?K!HZj=4&
zE`^H<O~XFAbf}2YyKU375joGMz(sn>XQiOM6-pPR0xPJK5>b6H57l)B3H7!hT_Q^`
z<ke%PpVFtXf)OHpj8BMcTCBs^X8<OYmv~fLI&6m{svd)s>BKudI`Z~zhIpbi?-UNL
z_&Q9`p5fz{CZP{J8Va-^fTau7o64YaEDQO)cK>mlKM0?f_%BlrV$lVuAuL;+KkVpD
zA`-Fg&$o8hSLz!95LnbkBb3+)R+0OG@Gxp^Q{s@k1<gL$aSS2Tax1-rW69F922Mt@
zMwBkj*o)`RDa$jl1quv6c8yMOF}`GT&(D+@K;Q_tRB6<}I11LCUIf0x|FZH+oW!Np
zjjt0Q)7)CBnQeOPn3_$n`%tMO+-wz0w%YC8NV?CZb5MzBeiQc+e9yR^4~l$yyF=RZ
zT*Mff1QP_c?dQ-T#7-mo6RqrZ-0C5HsE4Kk$V!q#yH~t#IcDxWp~RhsTHP2G`Da|+
z_l{k^U{SJD?-3N`hg#mwA2pME=*GD9hHKTJr&Ka%DT_OyP*dr6k~`3X3*&;KyvU<m
zOyh1`=(d&UWXZwe4t91|9>=~pO88Gq&4=MZT0s8bw;UqLTbe`d?vMZ~R)L;>!xl9l
zbhRgxF0M=pFVv(kLFHMj3QD}V+&1FmudE7{RpGI%3dHo8SZrO`WwWNqFE={Co>Qtl
zi+yzIR1rJxjLSNkxByxKs?^9qf!rO4DyUH@VeyMsTcac)RQqlEgG;oYs*&@kz5%~K
z>ikiu;5}4T-S*yb9IB}r4JAy@KzbmRktL@issEF=pjt*y6fqsF7`PVol5lxun<(9f
z?oCq|FBZ>7iYE2lUYt(CK5=@1f;|+okUZ$cB5yf5#T{MZc8aU~VQ1~dF-YCcAU{uX
z$fgNZeyJ>?#JVXgvh<G1u1qpJmyk72Zg*9ZG%`kknG$W6Q$Ye7ChGLo-%%t{Nuq4s
z!7mFD7#_OPQkVzHvv+9DIw|=YB$v_wwIzv{cGPQKC?!NS)>(d!W;-)z62?AS6EGZJ
zMaADuMQ;lE+V<`}matCaKFY+)BMSnB<Hr^<8Mw_HbA~xV`PwSJEAgcF{tlL$JmqXp
zydbvC_6cg_W9>@ShvzbLmJUAVOr;8^#+e^ngLm9RckIme)L0XovpCiS*WJ&WA6^)1
zPFO;?qIzz|C=5c1-YFSW%;ankT5^)|)|UO4F3C>u{P&7U6Nxf$kR>ylj35JMwiw~s
z%3$=;4Mt4l8SF)lT`MYkQDrZBD)u7AMQ+O8a?M3g1rbp*dT#lE6`H{6-nttex@)S9
z3=K(p)Fe{B(;l@D6n^_moi_DL7>e=?jLh1^%%!-XB&HE_EZNxf9JmWC;exjB;x3pW
zZd*II%4*=Yx2YRDpE`5dBbzn-Y3XLF=fGazi3PD&;=yKN;jalh!?p)`b`CT5RJPLF
z;`T`!)LF#Y)gF}#|2!72yJQpW01M(n57q(;8>*(*I-Ec%KQ2V#P1s^N(Cjv2mkhEV
zqEKM|`hw;v|L5@FaGx@k+HX(_<rext>LwmC%bn!7#I*MZIhp)1dSoI6vVG;pmk3`a
zbF}Fih=9c;8YB2v+8wh#n{W;dfp=g$w%&2=I4jRr>Q9N%e3b1+UM{4llFhJud&<`#
z2iN{CHOQ0?lir0cGw(xiYnfK*DPnB|45|N#Y=3ucQtYfnZPGeCYb*P9cFvfKQ@UQ?
zwV5Ze3p(djTiJNMr`^g}LfP;xPJ7KhqrF`65!@S9+gRUjD8Nh!=wUm)<0Vpqy7!Up
zxIxKSDkPGNqv@_4?XV3Ow)5dCweI{noe!qS!VEjV@eFo8XEi^qll=K_|GKg@6_Y{(
zJ>C>O@y`9P+(o-)1_5Bd!_p<d^xJV^5s{}w$!t@g0mR?z3uSCEsVEzS&0Jjh}
zcuE~hC72W1F#|*?0IkTSJ8!XcAu#=pv<iXW2duDp=aJX<zX3vyyfJ@8`XSWQ<SH8X
zpcazVCyhx`M8NudA^_IXr>_81FyH_#KeuQe5hy@$07b|IOb2<ygywmbTTV<gTg1dt
zE4yQIy(UXZ3W)cZE^^|wC1>{7i8#8RId%fqR<RQ=J$8bLJWK3^8#J$CC#u+qrxH5>
zmVa8QHg55)_R*yyN7$d_kuwn^pXBx?tVl^8v1i-B5L^mGM$oU0;U)u-CvLGA=b+Tx
z-B5~Hp<Ce(%pY!w%96t$>?GG5m78w%iJ3UWo^ErSL*OJ*Vg7@#$dY_h%p;9f-HlC_
z9?0OzD9h)R1Qi`AwPk9Cse3EL7!&fsYrLjuP({@GYrX#Z1@l?mEzl30OSCIABdBX}
zNoPJ=7^A6YRy|Mbk|B9@R3b8&U6W^5<AFVplMG#dh{P^)l(~iSJ%kV4oqryHfnZv@
z9gcDb13j=K>lOpS0=M+cK*K<at|zTE0#H4O<8}rPnwf<raI-FgtWm*taL@z$L2hx-
z#)EN?TXN}3asAx^t#u}{2LIl{L>oHtSw>LYEhc)mASM!a(z4+gcPtFYQ-~rl(X57J
zsaO_KArd`_o7e|S;V1@oH~F9SnvxDLu90k1%013<9XR1`f-ufD<I{ulS^Br9msOVH
z7iuZa={t*&Sc%@08%Y3%%1B%pi67fYjKT}wYG_^8iaH~!kk+hj4aXYKO7elSHSE|`
zdlviX((xj;T^1AYuljcF-{>NAJTTGWD2{OzqF_=S^bzCkK@hx3Jnqhf@Bpg4jQH`>
z&t7L7a{xP+)g>bhEg=<bIuzBG(76%cCLXm-^2LnaN*ZcTN7(E1hHW41BJx|H!#rv+
zAsm4lk5X8==qt(r?9_~OjVeRowgg7fzEf1|8CTL3Cue&<n*oSjoE$*G?1SJ3hdZQ$
zO|w!i7e&wghNB^<YbA{(a~A!VsV9vP3e=!JIA8Pr)!@}bPaC@D00o56MTdT(TV}<l
z)73I1h>OLNtTw+To1Pg3L1Skoez&dI3KX_ncN6e#)>8Z28W+#Py<n}Jdrf<<f+7|B
z-od`SSlkkdSPh$f@%&q#MF_v&R_p=_|JK`fQK@#~k?&b31`_KF!Ky^LXdG<hu)M=!
zBtd-^NdQ-c60WZ-rE6tiH(7xGO>$xKrGKEcqypho!kV^(vrt8QI!Al_x~o0jzBr44
z2e65vZa)MgwGInV*q%?+#ws0!`GR<;$4;G|&@GW*15Q8lAwMJ&6y8TS#I%M!+vEuc
z_$b;BU+@5(7@|wA1G$2$<G_0*zI#PuIzgA~G7^C3qC^|R2wa{uWTa`5WQ;SP?ET}x
zDC}`x3cd%oTO{mp5#Z6{AVn|Kw}MXmYacMd)O5_TL%ar;Qr>JVYXXo)Mbbszd0o;L
zd7Ofm0s>P)lAGyKGcy|736c<P($TOlHr*)M#YJyFPW;PYapE(pWIr3D!f~Y7SCmcP
zc4brrUMK=oonG7aGxDlA`?)}UkFc!3YecAn-_90Gp|FFB;`!dO3N~%;*0)@%n~^Y4
z<by(0HzMitFPKU$5`~0~kRS*)zO|L@dpNE4?#WFI(UABMeM5ATLDLYDZbZSw@dTH=
zBP7+B1@ts(+jTouR$&ZnEH|D|Mk^cFK3e04WdWbYEWn4nR|+;!whNHYpJ6rEXX4FG
z*CehjUQIg#Y5c5=e$vdjJ`;0(*lxHPj@IA5u=Nyv5q1-$_UXbyq=-Vv3}Oyv4-vKf
zq<{8PTZ#yA7yDrCk=l(7`%9DrsF<GpKV)diI+)4(86{F}&q0W>-S4zUVL!kLi%m{o
zxz!$y91;igNh-h4%kvA}MeP~9MDG;wE%%bJs#IR0%1iW!ULs<Cn1WbjMlF(+QrPB(
zDNTQSzEv2h-4+KNK(9JDIwp(H;xr&yRro7rUDYMW-zx%2p5H=1*+-YoZZUf4%Nlpu
zt?QsQiV)p_{*gVu)RFRDhFyBhx*h6h`v-8=y5F?rJ*TYZ3>Kv}yZ?fR?viYoWC9qB
z`xnsa(Z!_=i_AB#ebep*WGEb6ldX_ULu?Wnqz1w!S?%`yAxwyYcXWJo%JxQ@i7k!M
zFo@aom*qDbw`JBOCV!H=(~RkYQ&=g1!`Ph)BW5QUqPHm0bcSSfjYjY$GX2Q1K{rfp
zl2Op-`d#IFr+!p4)a{Ksfrloft8j$!wW#KW4yq_7#-C8AtoMyjUpV+4#3L^lwduLp
zmTES8G(e+WG|#0h8QP?f0IhELBj|vecIt~20K}=?unR^_Mp@%ME3q}^pvZS6(og{t
zq#fCBp<JMhUWh2jTIXgqsCGnV?6f;_!KZ}O4c9O)9^eQnGo&zdlf9Y^R>UvNt=F)E
zlXWcU57B^GzWZF>rb*tA6W=dmHeHRHX!7YuIK`%;5Kf<86Euc+s00W{$Yn4fDF7<*
zlJn+Fodd>q!8=G3Js?o#?7*(gHr{P9{x4vOf2aMpYv#t-orW_&;TBWa>j$H&h}{z%
z<Kd7`lRhX~b+4s`40-bpBgld*(t}v&<MFQ_GgmppM>qgizGZtku_t^tZEE2at|1JA
zxs45)oo<LTz4yJ>3I=bz{HwU5e07Nx!%&!6ad(KI?8b{_(vpw~VqlKJsMYSpZVU@6
zyqg^c4opXeU8bbj?*)GRmTFO&@{cTOa0=QMCuK8m7%EZXZ1m$dUVYpARpJ_u%*UBD
zXkW$AAVP1Q&dtE@hwZd;JdP}Q!<ehC$eNxWbU1YvT0)Wp5d<h7R_#&Tqr+t2M%?$V
z_VkS>Mck}itHC5p;yCJiU#@PveJltHzqI3Mjc7=+s`v_`h6ZQb&+ox4nwYJhiWf2V
zGJvDkI79$W_{zoZQvefc#og<f#?fvRL>W-G=moZt+VAlQK%nmJz*S7%X~v{)7~&nA
zoOu2v$=lRNEgyI8vzvr3$z{NdR@7~wp|qU--V^*`GBy;EtDNC?c@nf!+@>xFsII~H
z0-Pm&e@OZRYsz_sGphuE?QO(T27^&{l>UlE_s-Mv6tdK;eF)#9i5}R=PygHG@kom~
zXSIVuAfPB9zQDvJ&}~O0y$7Nhb(?qF?J=-F@I31`6hv_yj;_3`@Dec>=3;c98&k{z
zhFpilfIi;D%a3{}LGhSE8__#2UhIZ9P+>;?d!R~TGclljCp`@g{0j9J;jzK@fC3-x
zWWh=LJZ}aR-V;I$b`MDIRMJe;Qu2ryot;W3Ce?kvRHxF`R;^x}%6KB)gYZEXUqxCc
z1$D8xgLMcFs%lG1NG2ZT(Q%La38z{ML3QDUgSRQargAR5Jm-=i?kv6}#hR#qxXPDQ
z`H~*dmt<@rP;poSl8GL+-`0<MO)GpX&l}-G*mBH0nkITdOz&tqlhQv|95lFNV!z0u
zO+KalXfTSSUT=}u(z3|@j~Nyj#$`9*LKPydYoUcPIj*xZ`(v*(Y%iURrR}e;aB=+s
ztiTFElqa%}))siue4npEZV%4$(L|Iv>u~KThC9d9-sLEE_U{xEB;n-%-k)(|)c@9{
zSYzxRMBQg@8~U5{JM@u(isoPR@`!zSfihz;^{2@;no;x2O^X}Cixozc2H5MB+=Xs-
z1_34WW4*xC%5IXh5ED3K>iTk{wCXkcb}ey-cz!GZlxYCnRJWf2D^sW&yX{(6QLp0w
zn9CPdsQKlg=1B_A0-cpE))jPyGw`oJ5m0WDjSQlA=ciFL<ZlijK0BkUosvg-zjk!A
zU&94^zZ``D%Bg?$`@#K3p}1@hNyYXHBsIhZpZw&T(*>L<W51#-fb&;5y9$wa)u9?$
zWBc1oh`#*FgCJ?g;cx^uqr9WrSt9T#xkMS&nKb<wf?Advh2@w(BiH19y!`q1v%>><
z$^6S`62)g&#%COMMV9k41O~c?4E=$(h1_L?hzM=@90C*+b}%FZrL_ns;+ie)aC|07
z)DB_J?--Lh`#Mw8*&5dX$Sz7z9vlI1qZ1B;qX!-VW3vyCFF8V{AUQ`VJP8g{B%cwU
z<K#=Ogg|b+0=}hTM&rxN0Kq`g1HjD-aOKw%)O2{qW;;%1J7})cgecH}U+8x>0r&9i
zgEkN%Uq)|cN;NcAIUovYpR4>#yk<O^?={xmWxsa2;%D>1n402DP^_T`97#ZwZqIF_
z_<GSmDp{N-LCOU}Nph#;o2w+Pg<x5Fteah-&>qJ=x+G=A!!IL?DwPcG3%UFfq)MEZ
zJiNr>ywjpDwAI`<VSw;=(aZA=CieBy?XnM-8}f`Zh3ZG`joIWzPXp_tFba*Yn|Q)}
z9LkX*ZMyiqk;WUo$wKeaykf4cz&X)AL=nnVgxxOEq9G{y5t4~LA2MRw<Ghc(F(Mo&
zesRNFZM>QI?!C8K%II}FEQI<}2AG8sr+@$eLI1u+Nd_^Cvl6#l9S&S!KdVbzA)cS)
zVj%%pN)mU>pv#%il;E=NpvL9bR2tmN)8GVgXHedhn(vyWvGRLVevilYdkj(df`k8@
zAX?4Q)nPZ%Y5T&CxE6!Yj=PAwAEUMR1(i(V;2IP;GvSX6h`$BHQT7=T_lUMcsO=!}
z+oU*~Bj5k-hrJw2hp_r$)~?@6O4Fvg1yT_PX(1Ho3;+y(9X=|ZK}!Iv;TsbeS-}S$
z>I;-X#ChWZzz~R`53G@p`yZd<po@UNtL!T(ltS@Boe01rgZwup5SaUlXX7!3!lD)o
z_Ityaqt*b9;xJImCK8VbSO|}Uo%^JjMU3CF8$L94sw-K-%G0ddXD@*f@h}J%OEXu}
zS0|uI+F=jvT!ygUL$O0$n}UZBQ%HUWkb&d7SatP=Jw)nq;|}vJm8!WMfJ-T1r0b7+
zP~i{<#t|PB8fq93b!=GKMXY-1ZotH8+j@Esa|b}v+K>8?(NwR>)S`!3Z+LKf;wg%!
zTJvB5^ZvE@Z~7gNgU4Pp+Yo2AhDeDDN=B)Bb;PZ0B?wGmnfHoJQHCp{6^^lw))<Bz
zRIo$5ff50gfk+B!f?{0%CJp$5OiJr0acm%OU@Q~-Nihl)c`JuM+K^K$k<vPieV=lS
zAQ#ZMt`{cw362gVBCNfZd&^Dp5Nuvp`;6FWjfaRlLj4>HT9bFUmvrwP9k{Uj+UI`+
z+MP$2moTC57D>H<klSHesuSPCRFuitOdVNCUc-umP<yU=WtI&p>v_I2vqOl8+(*bM
zyZexCM(Yc%ph7pn50n3vL|wW8xM$5f!;KNcnu+`DM4^(M{FJEaHNaKmJ6y1=r@;Q}
zww)--7Wv><$4;v>r^$GQMU<zpkG^xm!eo#ogc(yEY!4SGg(g>F{>?=zoA2Kio%pS2
z=vD!@jygp4_tVx6c@y$2iVge-8;pe`Z!a7<U~|GquWGN*J_eg(HJ5-na7$^@VaZ2_
zT^9%G6}C+lFp0z1pAd;_2yiKhNVem!^u;tioTRv(bH0#ciu)s&9Mx`N(nNOE8*>E9
zVdlbH;~<G|PiY-%Y}E(HXRWXMT-tUA2CJ+9pS<}idaI!yhY2Ck;D^a8rMDhkN7)n7
z43uk&wMxj0O_>UmJqxMgT}N@}^@4>#67+yWyRHX#z2RDpk&*$Q44(q<Ln2`54c03>
z0fsXv{DbJirooVsmT8&tqk&~Q)6E78=gkQfma^QOk(&xN6NQwNVghGVVSQ_wur_fA
zJ4v<2DaqShQk5jPn0vp7ugOkhucT@iiLF-U$(FA%gLx3$!u((U_V#0gY#h6LCx_kz
zc3%+hz!)9$ddbjlV{h)%yuH)r!C`a%^yIX;bJ6pW{QmX$;QS+OYi|DTBmAowe|Iyu
z4B>~0r*wIXD|d~UvlFFs9u#-`O1^ieD^Lc|PRO#3U)-X}IdN0^yv6G*+UK1!g#C3T
z*9z=h`^OPt{x@rzB_}}6z1q24nFlNL;A5KyFQZ0=9$Hsa=mMxBbhGZ@q*uIzC3&)U
z^zQJ8qjl=t;OQLnMuJ>q3H`aTCoNEtMi@{is9dVJLl(MrH2M8?oG0|>MVK!FXzip^
zQb0kB^+lbL4#BoR#sNw`_oMH0b5k|oRYr_gl$na0vDDUtaDjcJQu;CQA0&T@NXVQ+
z^G-g<|4!4vlb=&hs4+MJ_>u{Mk`3AJz(~BHyVvDFsuY(mu--hLy0m_d)*vd!>t+vf
zF9cA+4TbDhM7}<M39E=hqK^2GGblW{p+)i&_=YS**5ANu#uSlwml5#|c!l@@7H*h%
zsZ#i>F^ooo5ej&7Tr!jh8piQ8)KstU)4pCq*N#>1zk^_Czs*dK0CPzF)x|uFBG6oZ
z_!eMRIZ!20#01V@wlSS361TV?7l^@AGKsjt253udX{Q9V>oWja_~<J@TRO4|eERGG
ztvvvv49ANTItR2$@<3^oipwfMTLId~2DB!B{`&fUK`qYaC1>_+xM2%rxCSh~n#j_$
zxPUQAuELmVY>^yC1!uxAXoo;|1}_31g#B?}D~-j-fpDe4u;gljcM*>3PTX!4^`_8f
zBZ4=g@RQIb+~Vu5fe2frVs|27m91sKvx5LWc!O_{5|1uuX_Y^G1sME_(&U?+lkYw6
zkUXATyW<rH>Y*!HK=xo+og+-Py_Mz($|n%0qT&O$OMBtRceU5%c~WyK-N`^@S}DMr
zWIW_jJwRORGN85-d=F8MYr)1=Q?)C0ER(hLlu3mnwc}$$bLnX;+@xxcdG!<Wm=Xii
z|C%_!1@SLWm^ltojf?qJ{;(AOWR{<b#ZtbK;%fnJC)9`=wXS>p*ez1KfdFH-R$r*w
z?p&p-p`Z+j@`bQ&=vAaN{yGXNco#ALZ}FeMcyO?goC!JzxG|LijjYT$kfMJnCL#?D
z?jtP11mBR;ioHcfj*dQ^G!N4Fi(F{3PauK3O*zSh>~n|{p+#hh)Ow*vO|isc0%t`k
zE!Qu(wosuZS`;_250*q1gB$NR>WUO95nWtj)1^u<cuHMrV+LIcdTXUiNxBQ0{j=Al
zrZ7qfah2;*N(_H#l`37TO8k8E#7{!_DAtN1mWWY8&1x7A0l1%N(G<m#AdeBT8I{PH
z(h(wtpQkmtNwLXvCcjVhqDdj*Ouejvxj1c1SQf>0QLz;h=LIbU=Kchc8wmWMcF$Q*
zSnwlgkFz*1=x|h1P-Y%-XeQdAy#@xRa2a}{v<_lgP!K>Cahqcl8>cG~tAQIK$B>?I
z;@)o%Y)1E{h(eB7Lm}Bdg`I|oI%(sb(!f?Y9?}VTMg~s|k<*tjF>ChcT=RZMR2q~o
zDz8J~&+Ts|chbyYR^!U2T4hGT%^G8FD#0&Pv8Mln)%iJDGsU>X))ajXFAxQ*qH-m7
z=q~fp&jk;d@xhNFGHOlT`)(KIh{2~9ME%s|<a^!VI!(h{<C3_<h2)4b(O_WlG#!`N
zIV<5|c-rKGp>$&5C_|l(#5lwzD}La<h}4fb2A*6c{33iqt`a_k3k3oV@y;fGmbOW$
z#2$)OM=|F9o#Qi29JXvfN(sdyPAV2<M&QGXy)S=1H+4PJJ%~mg=^TA@K27%+O1{7Y
zhpfgn!h9FGRRr?Q@c%}E{}u2dxlv5ujQ^LLKv>_LMsADe7s43U9}_B5LT&dz|NW1L
zt>)oT^YH9r>-_lBVYB9vKxnzTQU_jMDxsCkGb9!6DiEep3|u4RM5UIhA`HsnEIK+a
z&3xb{hH;JR#>b-;XCJkGXudyr!U$xI8W3)5KULXYaRX&`<#FtzHSE<)GxN?FDN#U8
zladXQ-bDxcHbIL%GP*)8Q4V~8)GGsok=Qe73Fd*T2opw6q-f9$FHt+3^L_yMk4~H3
zm%}Fh=hN=z{X<kcI9XUTFwQMBl&sH1Np$k9mqHZmhCe|XkkU2OdkXWVxB(f6t=2_H
zf}(hf6TR-G{(=cA5zlSJl7m0(fRTGaOf?huTV_!BbmSCoaL>s+1^7E}{qr{mvoGC{
zE~#MN%Y=D`wzFWnlGbsrWYi8(1q#M)Q4X~q<eH;@PQr0@RSvgoo(IW(sIXmg=PzOr
z7LV=HYJZfX$XVO}`9spZ;9Yrah(q`JmW-(HWSO5pU}<6Ote9{b`|{7<_RoON(rQ%u
z9B%!eKhlEYs5OUHYH6A_m0kb<M8vI0E=;HN{`p&}E^Rs&>`b*CHb|lHFrs3zmUb9k
z+z^JeEYdd*5FWK~d%kgDpy!I_xu2R_N@l)i!l*Dn^|&vN!IxQN3wgpHCb$JrK_&m|
zy)0FCtQ+A5L*0V1>~m{?@;J>HpNL_?Iyc_(VpD_xssN^?A6SPXiz!9k6Rl{>9I*gm
zTMCZBJ)L$mbTs>0YY9!=u97saoL_1ZxFTWz1g$TiQQ;GXapVR-TH7r6CpBgp!}3bz
z+98idj|wnwquP3^wPn3(L6-WvL9*a-3%rr3(Nk*>4XtmdMOihlJ>2MHf^+OQSrCah
z<lT)*MS+zx=LQ<{=hH7B+#h4O6gp{$j!!c2#9NsVq_lLebGl*+rDZiJNus&?DYvoj
z%eKRrU+?M3NFmo<`2l)c!;K%XUv)UBZSoB}bu})ftZw>e<vMNSy0FCAEtcS8@tN|(
zgceJRN1?|n%7m1b;`$l&_+@JH@Cnz@9?Q<9C1w!sfenwE2#C64w_PUAB|lko5~OAS
z4OO^s)y_|ucHTN8pw>Fh0vejZ<qSH$WtK|qf4OSEmE5yf0u&Rba_&}^fGU;dky2>{
z1YymTV!zy*Wz|2pJ9wr!dW34zzSwfpC)Eo|M~}F}F2XvfDr2?|6i;&PqbgSx^;ItE
zl@+sR<$V&UmQe}f$2p649SII5k;MBH_|)(nZEXQ!sg}%bgUn9qV#>m+B&bE>*>Vl|
zr7HCu9LU`Bdj{5^F2;5|s9{c%RN!{arqY^Pq9sA<%?}HJsi3JznKFfeOz2UXAJrMh
zWNM+{K&bf~qc;%&bU!soUzx)!AVAd}n5e*;%8?~kP)s>1-jqnLFbT<XQQX8nSa~AQ
zbh<4sZty8g+H>N~4sz^U!|S+nJ!oMUJ7CO-D=S?2@^IxX63>Dqm1sV>XM||0uw;cL
z9|=nmw+~ToG44bVhK^NVp0P&>l~zOyDyjvVe8Hkz-~rWP`I4;+XEBS2YQ1V87jfAm
zB$3EFaLMp4{0X;b{X!^&5*8@yT4Xn8(MB+^0=8sn&Zcn?Ox<bUpan;)2&q(N4OEGC
z*D>BZ`iD^M#f~2o!KvvZ5^jh$(x%t6i%)45KCOhuy9CvKuaSd6U8zKVJX4OmLWU-5
zX?G{88Jw6ZKa(?<{8c2xcc@twW!s~t9L4l!D#gUMB-c|X$SPJL@GQUC8`Fr++=l!k
zl-Nqc(bQ#3QSy}R!Sz+aT1Co75$Hb;_bogEPT)LRG6B*G(5sxSlICI>XV8m&srU1s
zxPg7J@-$O%pqTt1=R9US@CV1r%X{8qTP2oiv>hO>xu8O}FAv#fl$`<4?zyS<6`-vE
z?PCF2<i?s3L;cwj50@SHuExpBBSU}|ZM+6rCaMi#6*%>fFw3nfE$MG*x+>iI90i}n
zQ*e2mi6m0aie(Ec;T<1{g{oyDNpOWK_!Omw==;}%TeH5QdFhT|z>RxSqua_vC8A(}
zu=>;4>koa6?e&LH(|`-Gn?Ro050pDdp;3W}7MBKVsszo(fDaO`uQ8PtBydMYfX0VS
zim%J5{@`qw7HTTkkn^MS=h3*(T!y0Z;O?9?&6k%z>d=tq<4>(V)&ue<)d(XfFe=0(
zr_@SNS(tehsnpomZYa?XimsN%nb_~5T%({4<(cfGHU8vA7q9A6leGiUFyhK<s3%4O
zkCrE=ez8m@e$%8=Q(IvA3-w*c=mnDnEcxDkFYx14^a(bC7*jE1=N4rXRgCiM(Om;A
zW+<<jG`H-5xCaJ34je`MT-uB?u~A+aVW?2*5HDvktn=u^E9$b2;s+rr25@`THa!d#
zN8+bq_Xag68=w~sI+IaX3V1wxYVbj_nx`)wn8k1wpehU#x5}=~;qed$9WOXDW+6Uj
zV9a;h4Yz97CL+$xJet2t8U3(~8F%8|ca;6ea1Qfh%nhq^&YG4p%hC~iNYaj)rojXP
z7Rl#ZD5vsn!+#n6eR#elA)lJjGAFMTPe!voZ_@Lj`P$A;qiFb(3hV_ZPlylGqRZ8|
z+SuG~C?zTsX^A#M^iRG*A;*<#++wWnx`QTX>)uY*TRp3Q$<{9tpxltl9L0ztML9R*
zt5Us(k`MN0vT%h|M;mssEcTi!w`6r7YqxKawIy1NXetpj?zB38pxQja0mc*d1y^JN
z`PSVkrBim@a>;tv9quA4Lp&7h^L`~^ak4b>?x1`qz$D#?#Zr#q$SN8pq)#lmEh1?$
zL}-8Hw}P9X#gfpC(C@dkx{2CeG=yH}2A(O{mv*or09M00yb<Su+fH_=x41~rEDWl&
zlN;^an5@~g<mMGu&tgo5>a<jga+_~pw^^4quXvC1>|D>1pRg=58J0V)hGitURCO0i
z`~L;hu;)$Xmb#P`UEFh1A}hnPia$l_X;oWgDYaEnn?PgK;<Pj;H1OUr*mf!}q)<5&
z&>+vTdq<Z}3o-gE=%Mht36L-bVlK=Ki$Gef@G2ZqdqoWLR`$<6zh+y-{(m2mF{AKV
z|2{}#7+^E$qHXp#4i=2glW*a$6}8<Y(Xt!kx@lNi#-&CZwmW5~ci!6S8(LF)P^{7V
z2LZ{{0EkHO`Sd&sBO#Lz^*bukU?=SS6mf#p^iKB=(AV_;j*}6J_aiQLgh+@qP!?9H
z25V~Qa2)=JbCv<{_77TF(kwMhqR)qjgWw2+w6q@RpXOhimPenXyo&$gaXgacVZv%%
z+zi2qPFwbQ_wm(?cj+D^qYl=^v@?e>kXC2SW1FaGv~0eIT8<i%q<K?8Q(P8CupHhL
z*C$*E>ELkh_h08Nfh0hxK@|m5SCE1fapG!csJ_&;sZ(uh@$?+zd=OlWFUc0|3eC9^
zYlx(2r_g39D$EyE5dG!FeiSU>Bm;Apu4EdNG?}V4`V?m33Z_3)nH(;X9(RlhZ{WoC
z8_sCmKE1L%6tliO$prkik5&O8#ir)1P7M0a`$IJkcMtMX3~4d(1C&7L^trB270OMU
z)6#VW4YTNud_B{yQfuC4xH?Tx^6D>M^JKN2M!)hWLKJa;uL*w|9}`T)Y3*_@{~#A`
zF%FlkGCtMAm$MhX5M`n38;*T)w_N+=x@AKuo#HjhJ9QAtV|#Kpch*h-RXwtfVST`U
z_-G0pPA=!7iRJ&0v)@ZB1R&Ji{Jc=9$<blIi?UN4YiSr)vh@yAQf<nJth=a2b*{|*
zokP7AShRo+1r}G}fZSMO24^e|Qqe!_LY7?e;wJXN$`cWxHm4A*Vt$g71|QD?$tj)l
zaDTtGfBN~nd3u84<-fL0kB-g`&mAo2`Xm)(e|eDoE^5yZ!o9EP&x+)$EbW!0{gFbr
zIaaOp`=A}guuzT2z273N$O6<oBJBBQDN+O>8S3hJa300}aR@dC_HnG@Sgw=Ti!M1_
z39*A@bcF?$(0h4|2{dd|mn8IAnFAyUCB@Kee=!tWZdpkM0ZODGUd%pPLvvG6Oz^cr
zFF9gi)Dl=mKU#8#ryUn^nZ%6F5KmEs<Y^?PcLH})kW5SsRF;O`nmsjxy_J@8|Fqd;
z0d;cv>+I-GnWchvFB9IW<emlJDLR?lQ9`a&_^!ftkA?4~sQmlx$??Jc;$3j=^Tl&#
z)E_ePDCy+-3OPnTY_U1S^@@WCw$ipgqyP!H>30)=1j^E&01W(s|ECECk=Gr^0C#b5
zA$0>pvq)I%ipx1bfF?AVAlZ#M@de|7Fkz3Sr^?Pf0*?Qx|C_?F>4{Q<g$IMh@!9!d
z(_5+iSg$Xp#<DSpG@FO}=Z6Qaz2o!N=ifg$@xqp4feFX@5_Tk^CCS-GYfv!_y?|F8
zD@`Ds0DGE=ncNIIaRfs?Vr&flBkw!)MDGQwG>*T7!~PuCbwkSf0g1Qxr|S?kwL#A-
zfPb`X+-lIbD06PQD2jX#ObykcgJ=wsf5Dw3iR3(f*n>NO0yXkddgMqkcjW6xF~LnQ
z!|&i93`?M@k)z?=+6D@r6l^VCD|buuP*(+}W%Fu1AL&S#DGr9H{)&5&%Ybhb!}N^*
zaNvJ^eU;KMSg*ld(IgUCDM&9JFqiTiEALmiQRIJl?^f|1S)$&CSpb@85CrtTxX!#f
zb|A86()XtodR1Rv^Y*X-ws-@S5~AoCxp@FC&r-CQaKR7i&3bWz7<hV)G>pPeU+)Tq
zLV^MMZlYvh>Ac@RJ^5Gd-^N#yZ$50Ub-EG7?7X4bO~+TWQf4Ycl@nUE8fCB`!spmN
zwV4O;9QV!Bpn2|k^E^ckato809=PVAa1*BM7_SLljv=j3PDm~Xo(?RFaoHQ0PZQ%<
zS;ZQeAG3!xpUm81h0h~oz|nIs)7qAmR9~>3jgY(^-UQXmOi~`3*Gs!bbf~y797=Nq
zC<(3O4wa!$!4yQdC>3m(2KFgrp;!%)I_Yv7$w7i7+Y|CYxTn|&t?KWeOYAVSp<SJ)
zQpR4UGIj^SXHdrulrlw?I#x9e{a*-AKf4N1@~dO2cS#YKd%jD+QG^XGy0O#*-~Xu<
zGBi9dnbV7d3Gk&*svbor16I6SC!52PFV5mS&(Iv3XyR>A*hGn%m(o)_vvvQJ)HE^J
z9h!^>@Iz4td9GYzfC_r+j>e?4I7jEw0)wwwXXm@;XS17%ZBtax<Yht=JFRCxB}aDV
zFU8adQ(I*uu8hQwWF#i(Nan!QvDR$fFXIK{*57R_%CkH{#0AvAz<vki0%f#3|HSn6
z(Itc@MmGc4eg`JuPSj=-MztK5P!%B9h+rC|;9Xb)dp-<n6lsf^KgPrFC6sH2uv;YK
zjS72LVF_HMY53jy*K@!Su?9K)GkEIA0b7nC+|w9C#N*isT7n$+j&>vec(8iQItA)K
z9O3WApYsu3z%vaV<<L_*!{pWz^EpQ*EI0Dh&NwAj5D%a4b9jmnt}_eVB<zs1<MD+<
zplN<h1t?!0pcKTN1wmF}q^He;!zR2pr_G%Uc*(wbUyl#YKY~$efBlK@;*<r$gh{6=
z*s#ok4MDrzqC!P>d?$|$ab!0f@q=4UFZ(I582G?FEa>3)#4W7P0SeiJYTT#n>m_Ij
zEO;Ho-{8H2&yF3P!#MiCRKtNhrR(rN)@t6$=ZO5PrlJGB1CM(vXNUW54-OAJvWR%~
z)eF>efUor&Ap~RNtu%Gn$SF*ZK}-LJidE9-m6p|{vRW78qy=X+Qp@2`ZQy=&Z{?%k
z>w5SB-Z=bVZku0~(UHcRXMyLF?g-nQxe2)hgFFbLzG?iy?9cu$Z<F2Q^h8<a8)Ay-
zW`vaUw(^|wM3oW{MS->;^b*}M1yy7ZmEMX2IA}85oX|Q<xu>5|&j1Uwikvul^EdcJ
zMHZUq?-75;fLfh?{Ni)=e63#kjaGKmvn(x|HqgM*Fa2?E6rx!?9@2+zzs~a>aG$!&
z_f8(Pdg&ID{TGnDg~AF9E9A7f?ONmH_3bI*KE*C{Q{oh(p|Zp6bC-~qcoL4INz0ZH
z%_oX!aJhv}sarhnE>mXXz!a(D?ZAr$UpQ!bXi8xd7p33+y{L4^40fCMcQV$O>+VL*
zGQKoaEYP)bzRN`v6S$*m`P>D+NG)4TZy&5Y%M=6^Q`4%G)OgEFKMS&^oY=ViJw|0u
zG7LN5>xnBXl>PEh_AL^-W9@of*^6?s2oY6TYb$H*BUx+doZ=DzVYd|x?w8t<YaN01
z6j{My_GJQX9M)qFwd}+Qf+SRWe2R0V9pF=p2t)Q34pHhVZ5#)b$U&1MMv7l4wvSK*
z5N6(ikK*T0Nv*pY2VJz#xbjvQ2B4POP95zu2<b9_&oM4{j>DbF^m}{?C>p_1#9+2~
zl4$TY>UM#ZPY)QaVrUZn$8-t{5j~pMnLj>l9ULDWer}x||MRfuvAP(8Ziz)SYpXoj
z1r@ip-6UaGA-f_tmC?$>*hg!)aSkRqI!Z%H@8%F<j@sif2YMPJzO_S~o$6J`r*H5l
zv`&s|MsFC?>xF7HlXM^+=fAq>H-q?HC|VR&I|r8uR5x+#X0TR0N+pfOH14o=3b7>S
zzh6R%!Ba4t82#nyrr7$a5W?Pbts(a1<Nvgv7I#CJ8e+vo6{LN6kXBN67Bp+u&#Ksi
z%5n_c{*)pjbEraQ%A^;zgH||b;gGstYzxq`+&ncmTbF&bhFK1%&VOO>G^KsXph%`-
z?gVgjd~}MGF!UiBAS#aXeyFy;$zh^Ff#1IJI2nhR4_2^k@sUs{U~GsOh1xa_EA)2Y
zu~{>@v|sJzAmR)-)Q1hWIn{~IHh#D>A_{D1Y_0Ws*ZvJP6G<`mJWxW=FXIB!jR<~r
zcPGO0Eo9I<JUeXu{jijo>1JiLtRyw>ppHc|tz~1oVc&iVsCUyC>=;WkW7|h-+i59l
zX}Xflw35p;!rRy839sZu<fGF|Z+P*oHTq#^F{vd8zTR+DOY6$oC>*SeRvyMaTI0#X
zAIN7L_&slr-rhTjqTvO(vJoXlC1+S*v&+Ls+Kb@I|4sp9iHF`HgQQPs!!e%+ynIOd
zGZU~xPkZv1rg)UpnHMG}FCaCWOGS3@qfM2{*~S4SH^?3;os$|0<umi6vBiE4O;Hdp
z6Yqlju^ai{IhKoT*h!=TU}f|plfRkSx9FIE_Oypq+)5}D2Q9svwmxcw+RF!O)ZFT}
z6@os(?mx(~S=ls6UUML}812<~E!ap&sSSUOLjW+|<v#aj3)|zKAEOZ$C#&ZkN;0}!
z&{C2=jldne`Sse*+<su&`_kMyqZ0BYaLf%br@0-PP}XTGh#UC-Cx%jLFM4YtFF1X!
z1@C)$VB~VN+P&C`^wgl&t@7v$g+~=$S;*$+T3u{0?uSX=9|5YHoR)6SzbtA8@1fp<
zw|^D1zXdT92pArRL;Kr}91dz{@xz9Oh<ymUUBr>dMV%WucK&F=hK=Jx&RV#Sm33LK
zxpt}DLL4~#v)@M9s*Y7+(=LkkduRvtDZhPc{pW;xYKI4N|G{r-Fu`_xgoK!1x4qhr
z4TR~Cfc{YPI>BWezy?cFj>2@(8X_DL#N`Z1+Zf-VeY)vuxP!_9e<9_Iw70LOU<se*
zCTeHp>ucKUc`ORdy`SOCKw=bP(YfG6(;pzd2#>)a0woYwEzE`(9|rRHy{~USbI}P3
z=P{Ri=q*E~Oz78@!GG0X|L+wHdhM;^Nd}(zo5OnW@G<H-peo55k7@=)-se?#O7L9d
z5y@{=MA6eT<&QLnM3ENP+*Dean-yD^<Wn(&v$+|~D)`_1Y%1<zAFMo5%A`{m4#XW`
zAtd(`jK-93Ad~p{5Gf1-Ud^)fZ_ju4P7YxU`hx#_Z2a;!-y8V-VCSd8@aPa@QCw8n
zqAOeU;St*y(|#89dX=4DMKO=Ac1mUm5s>|Kvhy=Fm1JjSi>Ba+w9Zszi*|EIRJLe7
z0kZv6*`l!=CR%K6<*c$rFKQ))F|x8nSGMSUi{5MLsBF=dEjp9u1+ysjs>&8!*`jR$
zTnf9`4V5L;N%+<5qcyW;Ws8Oqs;qlui>_?Z6ee{!*!gJ`4LP^`0CsU?#!eb8$Og;m
zO=0ycY|)CXOELUbw&*6quF4jDbW}4;wTpIxfz~~}B)pFDYrYbj+C2`+73Vj@X)GGW
zEhw*gG;IM*T$a7gq6=sid(Qs8a-+$E@*hX&N4Z&d3=65U{IER>h$|OY7;vkK8cV9E
zL9rf{Et<<#RJQ0@V|goEG=sIu7QOfw^U4-o*`jy;B4L&llxg;eDlR$`O2QRU#YNxm
zim2kE`ADncqSJJSd>d79(W-&7ii@7x^<KqAS8>tLC@xyFb(O6+xi!18MOU_HRN4KD
zFy2<S=-d7uq3z6Ti+0PJu58hjE&8!5&Q)>IR6@D3MOU`y0|=wJ6^be@npbflYgyT%
zD_eABi(Y_Gs%+6tC0Z(5bY+XKYIIaJI#79mOL|l_I`)34YIIP)n5ss{WgZvZP;6b5
zE!yLvoo+QcC@wG@grgQ0{&1+%QNFOM)iL2MEy9+cZG7}3g>9)va?=TOc2=*Wq2w@>
zLdo}z-lb(eD!X)LmwsfsbY}a>B%(D6P0OMC;MfyoUF)Zz><@d6p7u2M(OLxEIqGhq
zidgKSo#18c_xs!ig^mV~j|Oh`;Gy#0SG2(kyb~(&Nfif=&OXUCTA(3wCKA*?Y&(`~
z?V`e?eW|nrzYlHs#`c^BAq*Q^T4B2RXz?q`GB1b@q83<L>KCX>k>v6K5VJT(04%vI
z+LSa9Zvc-h>d@ufkGL>Igr&7}XDx_UUfT+6<yny>c~?NEKT$GTnKhi`O9r;q-K1Cr
zwkohyfh|3aU)fFaz!QhOee`?>d<C|U4EbjSTbd-7yeFVa1-5L}XUivQ1-2@%mD`!h
ztT7wdQmoJ=BwJawrmBK+bd**>sj~l<nEhW_wkpe({R}9?)Q1ZvVc6KzOlR`}-v_m9
ztt*oJxqz+dXdvKXW!c*Mb^r8aB0;5@8TdY<cfl09ps-R^sV#S=wk!f{DQ!6_uvM?s
z{>laBn%tRlijs2`*!qj8H?`=RVp;ll1-2@%bsyOBmBy$NcnAw)<2}mGSr4Y?1hy1O
zF5g)|l_zJ}nvMqI4VDGA(E7CVN78C{FC8sg#f4SO*2|39k`$gHW=o5>t-w|Vw*D9F
zQ%|qQQp)g2550~}9IN%1)Z(O;9ksQtWHiV#Pn`40aP5$9Qp3Kiza%mT;=u2qx#Ssw
zfw3Ik!O2O{Jd%1Vc4NQIE&dQw?xP22gznMp8}tIjl|z&Z4hAFid4=nd26OjG>dtr(
zc>ZwM3-J>^(NFn(&;WXjI2rC7*?6}(x=N@Yq!(dO>|IB32Mr|o#^YXZ)!b?153?tZ
zqdx!I_c^)-k83(e;)Y4v?`4mIREVq><abPq`_OYxn@O6w6ZHI>Y(}gBeP>?Z{DMHW
zV9omyN8dv<y7e($^xdT3dhWbQovHd!g3h({rfqJ7m`F~VJGQOFsJLBw8bd>2ovYVe
zW82UTQocYDs-_5YWwgSn_R$)nq6KIK+Ff(_U{1BSf)}jZ3wA)BJdH<9^)aVHn2RsQ
zm#xx*8d_hB6HAZE^C|UXu@5s<?)E+GOR6jq1ti+Lacbd(Twcq5k4GTeaTi<tvPD*$
z(n>J<Qo~lXZ-wOO`R#NcPEAo<%OstHTmoo|2Lve2;}$hEBdH~3d1?yBG>3tBe9|^@
z!MucyuH{9pG!MIqUzmpfWC4t+fWZE<i!Zt9grv;^7&jD8j3V`_0LChS@sR@<OD7_y
zNjNcnrFm4E$B&H~H(9SV4;NdNb(>Y1N2zK}rFl$RLNZ<QVKff~%}5X=pnIix+*vcV
z(mYD0D8-UfX&y6b9*SGC(mX1kN9FT?)5kSaU9nqfE*NFF2IwlEN9FUF@ZA?)lFH{X
ze>K^XU4#89R)tI3&XwlzxSEH8W-85N)(TmLVY~8qR6dVV9$~>6P9ie*c_?*ND$S$P
zJSxqj(mbkYD+&?`?@eqG?qoe&#YsX}(N<Nol~-g677C_4>`l{!?4vcy#&eIhQqWAL
zdCaPLT*ou!c@!5`c^(tCqQXn^tZVa13cL8u|8aywvd#KC#XnhT9+l?tG&PTu;h$=r
z$CmGeFO}gMGMMyvm^k_eNc1Rf^jtDMBpK$;*(fnxm9s&aHWLy41%u=%M_HiFMAAm4
znU&UbNogCm?;+Wuh@X(qR49=z$c0f_iD}a|?jY*oqo>j*lzAH(I+5gh!qHRH2zT-L
zl($i=_>vMgidA-WViXrvszjwq2qBp{G2ST-$4Zr`REbKJn8Asm93PsEQ5jyT5_2bw
zOUziQ63tS6ftzJ}s`T#y168VoWW7RNQI1qQEi`#yAFYWC;gfits)T}0DpkU-yb{w?
z;3)hBRjJQ=OMOaZaTc$H;z3m8UX=r0<$ynO4tVKIe0n+HTWvd#kf)ze>6PIcHmJN3
zc_pL!>Q6~BRH{U!N(8Mxbz((HY(5*Wgn~|_FcoI~r<T(_jc^x_UwI`8y<1Wk`oK}G
z2H>^#OS9@4U>0K0h14nEe@<0m({AR_%I;OFM5Rhpszhg`cf{OUml#%&jYXWaGQ3hH
zDzAi{j}#k^BF0N6a=~@>(HhfLUI_^O38|+YkWaQQ?Xy%RG;|`_T43=fr%Kq*g3>+{
zkN+^LL@+}?jBCEA3T%3zflVoOXYfR9DsDsNl&aK+N`06(NGF70-g#}&x^fm)-3_}@
z3-WB%1PNrk+R>AS2)4RiCnVQZ3gOE$PxvB~;iY92!=*36w5%8>=pS)?6%4#=Y5vh-
zQ)8<ip%DZEnG@<D5qY&aYS4=(m?T6vFt@WWlJeH|x@*G#tuL5HHigK_^VmmgM3@Rt
z=hR5MbeOImdYgxAJl2zK=Kt^(-sNHP7EUB<pfQKi%uP8h>fLVb3H9bU5Dio&w@xRZ
zP8(u<cnAGM?4J6X*QAf+3d_2*biJlO_=XKO9uA`zEoJ7|VFE|8S&+~4yu*WbPD^$c
zGdKfjkP83o{2-|-?qMISJkT^!PRvb6nuw9+3j_oI0=;{dl`>Ev>cY$=i7i|Jf3hAA
znZ7g&qE@_TrG+glITfO=5Osy9uT8|AvPYD|Lks*>hHGH1LevxdS0U=Z73ZPEGj}UN
z?tv~9qJB(7t(?=6-~y3Wh&pqjn6SRL=ev6+hd8^x;6EQ5zx>Vj27W)-`KeG|ToZ6B
z8@25iEW&V}cO9SEZPZ(K<BWDpRfxJm)DwuN1pW4Fm5sWqY$<v83ACdOFD<JWULooU
z{?kO28x`!MH6m0t>VuLTRCLSAMop_UW#edphYOgO+o-j3S_&00!_!05Q*1Et{FRMb
z(UJ?qS_O`$5%i08h8Mf<elLtTn6pwgTUAxe)8@fpbN}?@w7GMEw(j4&ug3@H9}yo^
z`|D3m5-|spM`6(Gc%PvJ-%k^PLHEMZ6ix5M1)u!noBa;*h!Yq5-S3Uvp6To=?82Mr
z=~tFehq%|G8GSO?;ORzvY}sid4?nRJyY}IwWfj9KL|q~3nOg*isD{c$eGzy?z|>QZ
z`q0j4DO3a^eR_y`3MnU^|G^M7#nSsDA2EdA9gNiCsw$HD<wa7L$U8&e$ClzylBi4^
z>6MwfWS%LDv<g)J<pDr-!SVk0pcVV0FmeL19~>j8UHj`^xYe3hhEId35$&0V8q&E?
z1njPP=U0gNOv66AvERlT4ZNu9`ChvhL2Yc`v=NyY2g5i>f&nQ_7dIRunvf1fVb?$$
z{&3g}@e@8#_-IxD(Cd$X1ekr`jR(*IY1+oS&Cyk|<{jfE7>cKg;!g60FYAtby;XC+
zkw45TvBXiIf9?Cp2;)tZaj!?WP1=4hdmy|*7Pa~v!*CyZnoEid#}hFw%x1(|(08Ud
zq4}j34uUyiTZP!m6uL6+akQ-y@BIlHR~a@bGvpLC=MAu-9nGt{_$cx+>D*O{7glwC
za=o$B>TgIQz^s(+ENd?TJ7IA(TEUIy*=+(*7o_@LnCTUqQa*uc5**NIie8^a%8Pq0
zIg)%DDKDO;$jKDz%}3ob!pX&YSBixtrn7Jj{D}g}1yeX3ahbLLz1=URIh8BLqEaj-
ztfeIgTqzd6C})TkP_7Iwt*U^y(pX<97HFkZDHc<dl-HQgF8np#n=0z3QY_vb9x=Fm
z($!v`n_{8iluEG(*)&6EL8^p=&<t(q_-a(Wz>t+<Q7INidI_eOO|huLfT}PcDuq~<
z(7E&F>4gCm9REZ;7Hy}Ecwrx|fxAkvs5};Tl`gfb3Z>mG)KvRujrS_W!oIT=?|!9N
zG|39*o>x#v_`+lHUco8lW9#X9ET)k1mB(UQUJ*rUs`P>-r5A`zXqS3&=gA}GA4e$D
zwpo8)Rh6t1i%PM$qsqK<D3rYtv4-s~?87y1S1A^iVo@m;gPos7(U7yh4iIO>3!)r!
z_9(V06pCZ&i_o*D9tx%56iIb~%%5B+)D%))JpRLmLeUo4+;DJKm<y`RikFvJkx_Pr
zq>2xAD^(TyRAnl&1OMr{D0)#eyg)*^o8ml8jIB_#l@jxcF;dw>@{|*E+ed4v!%6zO
z-Y7^$;ox%3gQeKiYkuR^w!Kc6Q0->98guuBz33@*$dxxjt$BI>qHKk-UdrssX#09;
znwfpHwz^FumBinX!$GkF-SKD~2j1_=Ji+0D&>4vJN3CSoY5Ak!rG1%{Wo>M`EtF!#
zeS~GLdplk{9#DeJfEm~GM_68D&6uQ~WEfE1%y?wdEqXzcAX*%GGyWywHf$Fsz3AG0
z@l|+vRa|^9j<HF+K@|7>9&R}>2}RVYfs%Xxn5mFF5`&TvXYe3D#}+3twXw7)G@ViV
z0>LOPvq7Dxy}oTno7z$AW&*Tti^XiBLsLDTa+*S9XvG7p{NC}|IkKMyASq{b`Gbzv
zz6#pkkQ>#DF2lCzs8LV^l%X~nACG_ixaOS&Ba(H3V15F=xDLTV33N!#pOUwT;<xGS
zCbcW>;6BK|A|~W<Bt1FJ%f<nIFT%~PL-dZwsF<BHi%rU6-r%gERuIQd?6I-!w!P~L
z#UDW$aEc!m)<kJtgd@uL<01i|5R(n`gn(c|WlVx0gJ|SkhTn-1x_&PSyrG{Ub?+;+
zV!6dQND1QDFPa`%ca-%9dBXXE0ahI8cEO-SQ$>(EX`W#4Bjwh9(2wF9kC?Rd5G*F*
z0LQ`r35oqM>HDMhl?U2I@e(+Lq?8j=Y;M1^k5{OywTn}RD=efOSN74`$$JiI!TobU
zFxvXPplwnmhyIAD;*D;GK_)@6B+H;AS3m=A7ZQO4PkL42`5^Tu_6JEn#5@o>(Ey@k
z9F3FSjTa3N7ieU2XU%K8x~Ks`VMH?W2cv8bZ>2`rWr0tZBN;XDLGpv&JUr-Yz6Jn{
zPNQxd{2{JECzd+?-FYdJD!nhwy|d!7#{ajqS}%X6-utk45YO*j`!|Vq1-Y1@B9h^K
zPHgjnAMId>la;nf;Kz7vPL(CzM<y)aK5JZrHyA@O1|7*obHhio^IGlRH|#Yza{&w$
z7TVgj7qn2%Ks(QA!xfaOJd6@<t1<L3%Nx_bW*GJSI2?iDy52!^_me>`YlPR^B#R6R
zqN4~B&2Sk+5|0FP<&x{3v1<fXjU;4Z@1Oj)M}W(Z<M2C@qDPQfJZC5PP64t0Rp5i8
z@kqa&dBD5vC>*rIPC%Q24?p_;!cQOQBEn#twGoc%n>0^5=ytJ9F*%rujj`r+>Bgx@
zmG?uU_Lbl3dM2m(jW>*=?;*=z-=j-{4$vM;e!4L~c`v-g&X2r~fpNV6w*uoXR@VBx
zUaRv*t3Qleai@j6@}U!xzTb9(UMP8HpZ^i0ZhZ#~H-@}mIvIi>Lp~<PpoM@a3`pi-
ziBge=19t_<@_gPJ6pf_|2mjjIuKk;Z?P>EB@d?gcN~fnI)C{P<+kS6G?0!BFL)Kn<
zwVjnt(DlbX2-FM6AJ)G3iAoQGgneY`55Q~n^kIIcbba)LN}*b3+{Whd+wCz52i$mJ
zy4mi2Ejn)|-YI=zhgT}S^xA7l-?_yn&cYT$WI5}-qVvP{2m5%1%NkFJE6@1!Cvt=N
zx_q9Gt^wYOD>D%Qmb{E0Q?L5T8qRI#h~}!|d+#q^{nZ7jo|a!4-j`kg(S}L8Mm1>C
z><3hh;_xQ$&SO6u&=HxCfCJyrQHds5kg&1$>ljj!nY0s({ICa<altSWz=NkbN##`W
zFo`6_+$_-^#l6`ZGJe>0R0g`;wj+0_GEO;LH-MJxQc*izCtc`%rvrhNylqGQJ_((k
z4_*Jt8-@K8=uinyS~sunx8rCzg+`b|>F@%#OkH9mEot)nON<DvWSv&B{JruDy;&M|
z4p7k>@r>Ig%4mft?V~k@oGM^<l1o$eG^JnkhLxEW0`R2sN0RP*Qz>TQJu3wj-Tmv0
zt?h<_s+Du68$2yC9(QphT((GBlvbNLnhX{9)Eb$V!kEd_9my*m`J_>rFHQZSIOwN`
zP=kIlx-2A1ZaS&`*nG#o{EJGwy#M!NVKFQ+s8KceRx|BUODEX<+xh)=!x<L4bArNa
z%7(_Nq~Ai@*9Y9i6d)`G0`*mHLJIR^s_~G8fvs0y5eCY%XfRK%daR&R$5Q$o7APt?
zbv-cGN#Qs*9_S5m`pFsZr_YD&hBH9a7f+MXb`iQ5Gjn|h2BV9x7rZ_Ba&XWrskU_f
z!fgZ1Vh{~h)!*fk%}s=Mztif$NHl2Q$a(K2#d>XfU0EkZW-?j=G3>WdE>cD-Tg5(F
z+anN~Y0qm&#|(ktf5G%n-gD$Nx{9MQyfePn?M1`IN-KC8TD{?gn;RGbM(c_QQC1P*
z)=zC082hEMypW2L`&=@gg;A$}djnwl=HL@FY_@+NM^JnB$Zo@$ckTk4$NeROpXd<X
z+{lYyX>lcz{lwL?MSd-{qcRQ;?7L}<fZ{!JHImHEanvi$?v;kcN}#5r^J>0x4eo+7
z!2jiMZ_zCdsX@DFALm`5x?vFS)V+4l>m@_K4drO3=It#gdcMjPF&z&6A{Js975X<7
zH;>#+BJdz9Z1us-WmpxqqJ3ixO%^qssx}lTTDS}*=bkGt$-_8L5Zn%S6pr6;jqmE(
zr&myb5{IKajD56*rPw>pZ;YcEo=@1X0HfHU11x3q5H^WYZCto@NZWV?lRd>%q@fh%
zYEnnO!a@q;K3O%%D3*SNfoihYER;)hAc@(=83*kEGvlkYa&Cs`;6d6?&#_|)?C7H4
zCK=M;ZjGbM*zfmYem73XETCq^-15ZWVsF*kcx|lp<USvS{c%6N0CwK`Vi6(va%SP3
z4~|as^}r66HJwNi!V2?D12}}JUnut!CUIgO^J#kCVPoh#tiv}fIA{IAIHv=LAQhW#
zb;7P97!+#N*IjMv>#nACw+B+E*TqlZee!?s&ddr}ca6!yqpH*%?9^nsio-OJtB2SJ
zZ2RjgXyUM~L;FaLRuqOIie%G*=D|7v3mVwKps3Rim;f;s5LLuzbYXD=_+ID><07Y6
zhM;3~onlCcNS-!_XQZ{jGYgrqqjBBv1fFEXq2ZPt_<i8TS#*>GnahyJ%l;|*VWRQO
z#&%ti3Ci(9`oH}a$_0v!t2~f8y~Z=CjL)222)8l5vsCHfIEUZa*Otb7iQ~eYTYPB1
zwz|zB4CXsJzsyO-e23cV?J?O`xZ?XYA8ffZ@N+Z@wuL42>;}%CI2s_#$LrjnQ8oe$
zQx4z&0}6Br;V;VkL*T9ivA&BvfQTbf8}cQddluGsw_R7DzCvlTPb`r&)af<W$PbNQ
zX?H&aXOR1imb>s2KWXNmqJzQBOw6&lUEg%0HJPs5uCR|*1P9yKtykR59+}hqA=rb1
zLb2crXAk+_bK8=U#nFPm3olx6;ubPj-`cLb1<fJy!;vc#9#Xi%K3e051CzhPXFlOD
zUIlL@GioCECygQxI<GU4-ld)#kmh-mcp8SW?+-bH<LLP46mkAM2ecYM3<~;3R0sSq
zT{ce>SFCwPP!x9sSXc>P7dNC<Bb{!@VFax)QaC8$6Q|Tlh*2r@;G|CqwS+H^^tU#g
zK78a9Acg`($K)muD2D<!4Y<MiMne%$G62vavpQxb`yc7UC1jf38uuOsaTpN>>S29S
zD|;4@lAn<{blZrKSo4Y(<N$iS2+L;NH1k6n746I4&sTxphruBE|Ji%j=C*NV-~0Xg
z6sVb6wN{==GNR;Le8#Erb;h-P+me#ZK2xVuv_#viNTRk#$I1TmPXi>uhJ>~Vnz9wS
zr)uwII{-!D(&+x-j|LRTB0FfmKIjmYY!Bj5<lw;vPVUXSHJ>~Wp0pXQHbwEYELaY)
zdV(*$LQ^5#ihlQOThX|w+<FcX@03&*+@J7lv8_P0t8st);`Tm9A7L*{ypMO&-zkA_
z(BmH={w){cKY^o9J(yiz9iYFi!`y%U4t1l>bwAhLY!LI1FocZ$8U4TDofiJ|x~Imw
zR8uJ{xY%kV2wH9xK^4>$N~Ly>Q6;-yTaUIyVceWz>8*L?4Cd!CQc4ClS7G>`!7{lB
zL(BDhvi(N>r1$^njc4%xI@u+3htcqU1loQmBM;mvi5a+bjiSVrJbx?w<pU{Vnl0!_
z_AeP;c6v_&o1D@}(QRh2<O#WO981ZxeCO21grfuZaLiZozx^qEasX$yy6~^Kjywab
z>P^A<%uayFC&1_kAyibdZ0*#lH<9aQcKIK8-I3VZcn3xGi_32!4-sDfkfbsF+B1hs
z)7=Z%3i(NTco1x{#Mw=R6L7QvJ%#_9e!M;%Bj5YCYuQTbNZ=Dd67nUo#)!Y>?i6Xp
z3HPPkL_nWdej=bsi{~aPY@anoG>A%H$pNT(HJ=Rl!%`=e6iood?q&V;L!wz3^f`D_
zw(9Iyt)F9M@8>E$mYd*}eJu8|UfRc+hPh!JW5Zem(Rg7&zR$96A|}&y67NHmH`W#O
z{#WTTt`6iT(uYa6u&!h-knwx*S>6aLeG~O>`O>3v6b#i-Sm}w}N<XI$s16($fQ3q>
z0nXGUJr$eg7Re4(OE)RscvL<W2qxf=Is8=vP3f{IRw!4hH_9QxyJqr4EZj0I?>^RQ
z3#cKz!hD&NJX4)dmrr;v&R}acy<9j`Wyr(E3i`owbREd4ATubWcO|D4Pr#K6zWbvI
z?CHWW%EtGdruet~C((G52{z!x<tIb6f8DiCPTs2T1O;1JLGO+HZn{V#FLDj{EUSiT
zXcFtexnQYeNl%|cT8_Ns`|^aI{8%r2Yk7UL%I~7zUAlB>L*`#ge;ZZr362;VF4CWt
zF-ewOsi*qA+RX8uVb{j)W7QLx<a|CI`qJf}nLo>E@%t&vlB8mjugR83+6GF^z3etm
zqi+?;RBZDdIFMvtQV8Uv4mCK{c#dH%<4qZcrD2`8fh-`k>I5>Y(wmMRRD9yL49gu3
zw^Kao{DM;}yJ<)0=Tl4Z$?<;oQ~Ow4Ty{n0)78~wyL)`}UR<hk{#z=3S9`Xw8+tpI
zn`1H>hcnx-nri70EMLcmhdGEyv%qA^Gl?hSd#DE+Y-*7Q0CEwD_W2hP-%rxjF1Km&
zkGWv2Sd_JmyOQgl2O36PJ{u9h3*fw0n)pgSCjavnxfPiH9bN$zEBT&zx)r%N%FGI>
z^D+O)YD*CoQTdj7*@mY-!Nj82+7|Z|pn;gY*#AP$at93!%4IWTljtMtgO+%o9rE$U
zFhq~v|Las}uP{HYA-g_R8mTU@9gSi703&lgb$4;`_<qXS?A>Rq1x1}#bXmD=7TVhi
z4|U|5W`{ePjYE4iqlt_3giIfpJ}`awr#Sc{KeC19hNJ46TFQ*I22EML&Zy)zu)s5Y
zVEQm~Ehri;Odn42`@?h3o9V-|-Ef~bIn#&sv$r|Z2c{1>VSQEffrw>r2!vvHrVqbg
zK{Nw-9)9-)9Cix!ezAp>tbOPn89|>B8Z&*!Br<l4fTtevO>_F-m{F4HgE0_s<8o>V
z@Uu`OEF-mq+;xF1<Z4@6tbI^APS!rK_91cHu4L^4Y4*{YI?H=l`v3_xmHvaZ4><^9
z?E`Bc(zGkAeJFc58zKg_@K|dfs947I(&f{@njd^*`oQ!74-J(2k+lyNX-KipYMX`C
z=mVc_tto>m3cNY7<&qLxGJVLdLYq-B^T`W1vcV@Wj9u2*SeQ><WQUHlD!I@OJwX=C
z^ua0wW9@@oAjkB9=>yY;$~m%ZaZf=Xh*$=Pn22OBeR!NcKmt~IcB88HA*;@LAJ#nY
zgYM@Fc^@1PI<oeG+yrC#@O;{bY{a|m;I5taLFK1b(n?PI!0_SHlz7|WL#2tcrfDDa
z^jRu<sMg|Zn)P9MO^%a3RBLih`miu_Qf^b=?0@fW0@qum@rm0q{2cUQnT#h(lrRl^
zd6!Ehvl<oo79df>pI7Zd>Ql#nM**`Dd}pm+1m8b*+JjODQBhlvNe^Vtq-iIr=RC;T
zmLqRIbui;s*`{E%eShMdka4i1&>L{%&5`#C<UFXf<a6Y$Qa^LT#aEngvC_oh$eT3!
zi+BC2wKzxKj!n*yH@fv}+36NJ@|LM~S1$4<T=}15+nXcr%QJ}bu7`gAtN3zy)cq4S
zj2r*_MH<4k%oq*HJNJG`qKW#;(Sn?T?I61-_5zX_l!y$Av-_;LFR!@I7WWeETZGX0
zdH*JX2RZU~9rnEE&3oQXQ?S%hgIxQ$Y=au8v*4Zu_j1+#6^)jBe`=6=<k?jR)#AYQ
zJnpZj5AS*ZzHqzK?j}%)Q7OIs@|v6@Z;rf?ck8rNePeWFQPXa0+qRR5ZDV5FPA0aU
z4kxzlNjf$s6Wg|(32)|ozwfSl|C~N+)jp-}-lu9mwQHkv04`EC?n?E%;yUNL$kKG7
zn%t6}I=!ZRhU+Trr#fV^k-tnNcg%<@cER4HaM}X24@|b_;%;L1Bai?2rAZsOE#SC$
z$K-(Go0Ep1k;&b8bkPcWW{4bOkZM_{6LXgfG);E-=RMo_PFT%c@++0ZCnqq?@rRc&
z*JUS|R%J%Pg)aZHcEDwgQ@T$cH)#J3N5oPUwm}H!`O|!YqmG#0?c|j{UneJ%p+raU
zAP4_oF-a~UjpN?V#~NHEe|B?oWno6SgEnsU^~eOp7yi{r;$6!(I^?Oafh%tKsu66c
zXJdfzR&$Od9Dh)P;tDhTHiQI9Mg`&NJ<hRTw{;HJ0W0p7K1kvv@`dwRO-Lcw`f8Op
z;6fn;-!qG^jOfmN<0TLWnR&*vL$gn9lo_c}>|sd4)PuNIfb)Z0Q*z@Hp$xq2V?tp$
zEyv|sEYbd_q_D&+bie+j%fmMBkn_)d0oV;Zzyjs?aCrizp}#Ofa77+Om#{wm1v_45
zhr_!ZcP29n9$rTweq8?zqh6IDq?;j_e#NTD2kZ;e93jFcyran2uNA0W!Bq9BHGJ6x
zy5{gFBRGwGAE`OO=4f7jB4%0lL#ICQvc0V#>-+C?^b%XvsXQh@x48K0r<!a^c&{HX
zzDx%>J04O;x*N%+8+Lmh%=?I*rTNJ9*i@Uto0r3)5kxsFRRdPp@<pWU%y}^;H<nDx
zSqz!eRT!jwNqYfr?_8}~2xgtH(3T^+yqW!W8+YPDI7oX@TM=!*B@}3m5@N}=rn@?N
zEpURTvK<Oo@`1S43Hp7J0+FBy71qU@Yl(*+Cs%?6^CPMd>U&~93LFU^$80+vnX#6X
zBSuXVul*A2xV|kA<UZ@|G+l}5gr2dFrT{orrSmFq++OWG`)bPLFvX@i#3;_B2oMJZ
z86vU^)*;6*y`~b&9Nywn?>e(#86W?6+?udaGt62L<M8?i(RiArsB+Q2isC8NT_*RW
zbaq$HMaar0xB<OBnL^Xm`^du6eIJ3W0Wrx^8^q|qB3XM7G#Tv-s2{PXsn!_DF_E-4
zv7(ZcPtZu`d+E`F%fv<j+mOjl#UH}lmqSsj_gBb8A4{7aV6~`XJqM9Wj^}5=#xl`e
z(+WP;yZYxP0Cflj9V6x-y%XX$7F0o)p;DXX9@sKxGNexzhRgo74j>s%7xx7xy$Z&S
zH38L4Z6Jv<XYKLlF>=tT8NAl5DcU3G<vWPpozN5MckTw-?wI{+p>2PJcVZ5)B`1*I
zNDmTy;6J5$dQ_nzt+q<`aHb~Cy+aMMPH$ALKtMP30^4<)A@Z+gMv0LdH#a>^9D$jw
z9ebG_tS5j{WW~Ee*uiWoZIjKuzIMq0d)6i;!GRsIWXEK0{soU=JHmA(%3}h_giL!3
z#C_6_^Pl$v?DD~tNH64fDg|n&8<7*#_f$WO6Uz!VJb(N2HlYgiuK*$x!#>Z+q2s~t
zaUc5!;qAQ@UP)M9Fa-RD;~fPj;vLm*_jJ!k>Y8pr+kwHiJH7TxK{}E*#iA`!Gu~X?
zAvJ2B+C4F>ZPR6)J`pjx$IngQ?GC-ig=X_!zEGXqfIRWu2hr>EPAE5SD11kDy%zoV
zXEb<N?@lGFs7N4bw5sVlK^z9)QVQ%1%+LX8G)yN4I}i#qOe{S#!R;VmLCBnG^AKI1
zf2F%L`6=>lo5RTR5!N5vM#_sy|A9-I*ZcET$l6l%F~UmE(I@Q~vEPW+5k)uIBqX$4
zq%CV6p99u1`Skkp)zAwF2b14__G_)c@$)KR%;_R3hwrRMXt7!8OnV;zlgPO08YapO
zhKt-=oFm@Jd89D@-ydznHZ^19_~aXsan&!eW53RJem?Xx?A_yQHP`mn4JE?m>W4t)
zzPO94Zk&*AlPm1+aybS>_xbY7jC<Q`lMCh}&hG?La@2es@qiF}lU20gB(^PaXLn-k
z_WRK@evl6fE}d2{<uDhak5jcEL4BKE<a^XA7p8~f+uh|4^9C8IkBFt!hsbm|Aay0E
zTnE1NkG-k=J=!G^CX^5>0vK9v4q(rQD}~iY<~RHmIK?cm_0D6FNqX+T4*&t`d)OEs
zd`zl52X>~)1o5Te$vn#QP>H{DLo1Xl4ptoFcr~56UP(j7_KR+w3I;tKxNfy~I-LhL
zzMhPSj4NrINr0lPV(6@dr5Jk-9ZUQ;kO(b{DD`X_KpN{k)8p)LVUX<AQ}VSgNCywH
zsK49tpP&gD?mn_dl8+GLo&5oQ5~VWfhbxp8Yk}vq+E2_DIm-{y_6Su*t`qP<iJuT1
zWax<FHbp+m%VDo6XytH`Flp*i#<K!O%kdL&>ibz=2+!Tldu@r19UH(wq)G@5isLR@
z<{m{JdS(D;QkeVUb;<`1$_?=HxSc8xd*`qCN~{+u*6K@Zi|0os3JA>T?g1F_2bQzS
zj+Y^ix2t(%&GSUwydUF*gCk%x6B5S+9K3zMOej-h4!`V<Dh2gk?iuXi@SCff2j7KT
zJ9gZ(9H{YuhUU5rBCi$EX1NU*72!gRE+FSAS?`hW>3heRH0v9WEjk&EXn?jX!l<bB
z3PgMxywcwq>4MI{TCt97CWv3Yzfhu<hestuDIGG%WMgFUhwwdOA8{A_B`%hU73kaO
zbBl&(t=7r7=eX(dob^j`&an?9fEp+an!zg&SX;1^oFhB3)j}{eXt$R22L@%D9<9Xo
zB+lLaSiy#+`2DNmd%w9&UqOj6Y7C`aA>10dfS(vz1Aj5l<nVChsF8XsrB}&S+s%kc
zVEFjy^{MEUlz?g6($zl}iR!c&<3N}v!N2^-QVCLQcVIr^@0JoVnlJLp6D*7eQbZ!J
z2_>^d;1q-|x_rU1^z*g;EV$pbmSOiZA0>N6?@YDvExBKpFKFiTj<EhI_VYWRGaulR
z`lPWW7iI8MsvChH`Fv{a4ZXOF#sFE-{)MH!L<Kg^cJryJ1ZDG3|AXi+b(t=yk;%L{
z8i`nvAqWOqKyW*3wb5#EgE!$ruYv1a$0&4ZB&qJZe&J-)qX;L_0Q3g6ad*aTz<wcs
zhz;gev=K-|=Go)nS59H}8viO3N<5-06lw@HtvRND15j~cHbi7_`oP@(sdjbG)b6!}
zaW%yGF`#HryP3g5$S?0BOXqf`bX^pqfNa79f=}yg2B*-xIDy2v2BT{IRE6*-lt_s`
zyD`P^vKWu(#UAW}Sbl+ZyFw_=&uPj?j!|*{2TTzkj)IZ!z;<Z=HT`j^KMtR<qXdE<
zJUD)7gfBttrx9-|`d1PA`JMyBvXN&re|0s{n}KUV9Djik?Z=fZ_jRSKm(6e4cxN_5
z^69rXPx3r6AqSN8=cj@F8OOvaj}oj#U&Y7r-HC;?0A@Axclb$F(bvddKkgCzf7ZP+
z{{>SSuGWF{&xN{Ha=wTo%Z5wgDlzy>?=|~@pNHR(i=VOSgqRn#BQKBRV{PMW@O$r+
zg>zxW&DBnzJ5RpQItfo2htqnzn9GwGa_I?pn(uR{BzY?C>fXpn50{E6nL;qFa#JCt
z#tW0O&<P%iQ0CP4qE;E@b8=D}LIA=-O%Dj1(4S(ODeMf&$+LryHhoZFe6;bO=YYE%
zX^#&sJVcWWn)fk_q4a;*O|j9Roe=}yM^fVLgFb{vi%#zZY1jO#!)t~^JE{&X@6MeY
zs0k-@fAw}_pI<1U^<uV?wSzndHve|~Q^U-br87u}UZfRG#3U}unjMS)?5yGm3rny*
zxX;swH?%E{K$e}9kfA=s`4h=^fb?1CZVMY3n=3igs)wqn%_xW+%M(->*=h6gI<?AZ
zqk&IrI6Bn8a3<<a&6_WoWD0ohC~FO^_aOTlwKF~<fT*m4_}6!l=*%50sOtN^ngKzW
z+F@PNGa#nPqhr`cf&$lPyoZ=4*M6A0*!(J)v-Ysq2vC6MrNK@A_>i3tD863k@v0*N
zx%V|k{tgy>5;78_K(ySkGa!@EqO)S;6hR>tf()vHQ)IG$X|xg@{6Psj!56k@4jzs5
zR)db<_)E9=qrCvk<`b`98}|UB4<hmEK6aw#n_KQWy;sO<LE~rOM20&l4Z3<7ymDdk
z3|f3onO|o?KjjNf3R6J}ivTo*S@z&smvVYk7v{>7cf#Mfm!l&Oh~jxzgrmNZb!xht
zR>>vT)=rhBzoL$IIQ$plOEf;;^)<i0CLSPHo_RkIscm6<pgdf>-`XCX*Kf!zu=n`B
zLBCuO_k6Y>3$U1W(60R?GK4<bP{z7+FTEZ=*c}U%H}XFp(ur!!YJ?rc_JaC;NkbtL
z%_Ib%JQ_j%@lE@s#&sa%h&gQV^}2`U;v*=aX8s-;-yKWR7*}ef`W-UBtAlXP@OIm@
zq*Q55*bE)JUmYgaj8}$unqY9cjkcFr#gtiCg?Sy`V8}qL(&r7VYx|%pAty%Lgqh&N
z<7r0kdymF>SV?Aq<#`zS@(*UJ{ySIDOqfRaN<|2=qJ)MxENeWCC4vej&q-}3?;pXI
zL2u2g49j|Hm^(C`K^JV&+z1iZgEIkcxo(oeuY0(p0X55nXN~NC+(y1l#)(zDGHKX6
z*bZH4WpRK_Atj^<C#C;!_6~n2^n3Z+y2QixQOLhiXxiH`^!dFZX3+vML)Od25{KXF
z%00thZRYU@D9}CnEy5<Jv6-_<c81ml5Ku}K1Ua}#evORjV`h(qHBY`=?k3!V_|kQB
zlAnPIh1*EYz^QB7w2Yze%6%?nn6^qQb+Ks-^b0SQdrXVIGqX=kE^_y$Gp@Kmj##%`
z6?&Cxe)RZ>TIVDU11)S!ETQjK82TtDtim<`!u3%XNo(QxJ-7Q{cm(k-o8Kk_5a92<
z(!twx%t7%%<6mKB*FqQ{TbJJugf*>UAS+iV++g#(sT8)=9!0tJMPJ?&>O!}%bu<-f
zX?YCy-I4I&qHlRpx>8<UU0X)3uIVDJGo9J2iN1KB<BM;3<V16xU);oR?c%Cz23n@K
zn+)6>tq9dO1C1$cZLbv8H?uI;);ycttR45tMeQ%T!q$AMOnmA}-Zv}1p#{VKd<j`=
z?E-#D&{=g9i`H0s-t4>RQmyHV8ax$BBp9;j0m$g;`ULb|ychiEv5$HLpWU73*{YVd
z?hW?v{`Ts$(k1mJkSC|W6ZJL0Er;3?(5F;1V{h*MdpgPVn&$i7iO&9JfD?g<H>TL1
zMV(BiZ!4zuh;gR!btbVZI!gEs2t})S1kf1<LnKYjxtzYV%B2xSU&Nn(?_&Dx4O)Re
zS>^_eOEp>ltg}#Ut+s~AMST+>u=K{<`vZ9RwKEK?oCx0&o~y#Ka;PptG?Xn~8BDZj
zGAaIhH{NQ`xxO#v2Dqk*W6#1QS2%q;p6Ys-*89I>+N`xY+_c%V<W~OJ?MgRkv(B#T
z$>DG6{dTZGm&%-oPCT4q&TLtA8d$0M67t^xYzFrB^1oHcCjQHGBF}Kgj&MgViam>a
z)=ndq9k@6b&P+M`Km6YQ9*i%dIy@URuQ(A{bJ9y@j(0(v@u)Q|Lj6;<KhdJfq`1vK
zHtb7{3BT%gNl$pG%$hI3k2<T@i(gW(;@EY+R3|HVP^y(>9Xk8xO6wLn$xJ@mlL%lc
znstj)@k%9*_2rlGT;a<0<OKhHe$spOx<ova@xOzK7gf?`b^fowzkTVxwtHAiUuy11
zH>tDEzSZY)u0L!1N6CN8iT`WFdT-*P<dC#W0Hb|tMN5TksN=S@OVO9YJ*k|&rnHHN
zP;u;BU&CL+n|0G9Tuf<wGV!@**UP`usVhO;(vmH13nHHYe3{ed{pH2)ixvaU#cj&0
zv-~Xo>qSHYYX`MhcI5w0;GL0x{qvXc|4Uq&3&+1};lz*oFSDKh+V<t}^=cezB0N)L
zeJll4biE~*t--`Yiy`SdCr10{!!HI3U);aGllaBiaK|re*Z+rX^+mR*NwhdBpLzYU
zz{h{;7H1BowD%;7i{vg(I5K55#wV39TSMBd7d1fMdh7+0Hr|Wb2Q)@l(p}0p7S`WO
zrj%V0(zLmkG_5dwKVZ7&X)-t(0GhwM8@1h!aX+i9`#m&mrb1$uSL){Sj%-|>3=!vS
z1%&kUc2yp`vvb(q+BV#F&h2jXST1qB!#zztcz1a&=lNsYe!_d{F5;`5{jHM^u@%Kz
zsFk1NApE+x$s&X47oDeAw+HWiT@1Q3O9{(Gk~dPqYup;pcHp6ucUO<v2<%_BA62$?
zS~wr_n(^EORy#aeJ@GtoG*ma#7;1}7NYXF83W*USZU(Og^yhpKot;($c^!xia`juD
zY9j>K)ou>%%U`MWn%17FxnX-e)^@Xm5FAH*dMIYZ-w&kuN9F!L#%3Mu*LX&pSP8*~
z?BwrX1eULgqz^u4VdO*t2rHc~M~2@W;pu%JBc3Rk@Fj?6+Tb10T5Ypxt?%I~wV$Mw
z7!9w4Mn3Hw$xZTovf`FXQafVs6-xRPOt<f4%^-_tXQ<0x=ZNRu18z0sGi-Qo#9Br5
z4R-wNYC$m!Lx_K5Z$jUyEDS#tB@fT&K3rLM$v8Xax8q`d?JNpy=!EmXHaJI)SUn2q
zf#%x5X(v#5t)v{wgAx@G*Cz--<|0B2>zsj%eg<CSUDM7Te>^JsW$HK-XO$7d#7E@4
zi+Hcl`#N0e!v#EVe<t)$KdC;med5a(J++c<pn$c9VAOc6Kvo;6!5juhAbN-15ndjI
zBfdbqDa1s{bt<-zhUC_I*WRZjhBrfu?A>1L{feJ@sv~)LAa0}I_50J9BeYwzO;1kf
z;5o9eET`Rrzd7;I+;-==PClO2Ml07X{c{7uHZtrLg7N&k^v_>^tHE3Yy@y(+9s(ft
znul7|&T%o$K2S@bJ})xw@{wtA_NU`)2E_X{RjAK~aT0v1AkJI(m>=1jvj0;1J=eCu
zlgBnYzu8h<S-|aPR0qmixC~2J2ZZEDD{(pBO5Qd^J~Ja<;p>*>$fBdE=ViHy%TkRw
z!2S&TB0_cHbm{3<L-v3~vB(%<ViV;`{Kau*VnX*IYN!zObGuK-Hyj=~)Jz;g&()iz
zt5Bd6;&@HsH6m6vC*VW>5&HRQ;CbsjtRG|Tc!Ze`aeumUG;lYL<h#iA@YDN6)j;s>
z1nx4@<!olLwl4wu5p{>EyZ290+Hc>?zyadOy@uQQpt<fjhmHh7oZ`>Gk=Cy>bcg+)
zTKzWpx_hVSbl~eC%O{6x@nbk#+OXmSf(|bf#b#v8&fG&zXb7t0l5@*S;<x>MEa!eT
z+eRi~wd9z3BbyAw9eaF*=Kx`H?G^IBugX|{rQy==68d|Oj@DM47RVpBR2*Dr%?dq1
zQMdb%X_U?p@4A`Pj!jGI9M{`5{HTh^f;snbihTdp`MU1L$+<$Bx@@Iwu^yB6Zj^k+
zRnIcI*cX)Yc7;RhL+{zxr{PCrelk;?8Wuw)Q9=yfXg}v>keJ6^9uZHADM`mH&Px5(
zQok(9(dYVx%z)DK&@cEkr?6$1Q6u`tzAG<ZA-)(hgCeN8qP<Dfpw;`7*{|9mzmHdc
zFmDW$qkXieP|qHeT`rW>o@MTGxFeoS_AhS!I4A5UCGn2%=H-ZrTSy{^ITlRxuP?Np
z7O|$@4^Su`KnPGj{H{QA5U<c&kxcJ*lf~|fD&L{weQ-LrvQkEWWN_m?(YX!ZVLsBJ
zo62K7yBI&T@6X+t7ipF45o&kj{PR=4#YKZ6i+w?tppQFN=m&`m86rQz%(qGqnYY`=
zOHpE@FBDm!LMDhPw<WOKsy%TF>QX5gg_nG5V(=<KhcH>baO3-YX+Fw0alI2ChNkIk
z>tb<Y<o->hWMV88zyTDHao8_7HeJSIZ8i%7<+wSSvSBW18YM%XEJ-Ib&E`i-1^C2(
z4k!*r^*vxs9+rAw9sR*-4UxwMK!+YTZ<oi*V9&K9%A-N0N*<my>DD$KDo&KyyMiXB
zJr`*+{zvY{_?n4krAZLwMNz7B>1U4*ik&kruMYE_1i=i&@kG4pks|``pnp;VD)Ews
zn<)X>pBgjl?H3|!);}XypN}DJAWY%WXxYyMz5Bj+lOOE1Uo_%CA3vCJ4zt2_rL(hH
zpA!YG)Kv>>i_9K#8pHHaaF}Y%w_1{Togdn|h(#U13{fmBszjxqxM(lXC{69AS}u-O
z&$KKkDNt!}Oiq$m0Ai-r$qf_L0nEiVY9Pf%0Eqc#9<4q1sAq`8S@{J|im82D8B@mm
zhTvl5NATy=4=L`tji2S>M21@KvoYw;@v5EDOJ!D(?I&_n+7mB8I4eDyN3m4))i(n2
zVPUH{WTm^E6Y!eR?SVPCOX)#X@uNZQ?_3TlCZtl6<ROw!00cbyGaSsiZ&vJ1X;srB
zzbPwPET(B(E>Oq8{*jr&V?@Y9hN<mo*{pm;rX$6_6x8yW)+#Ez!PwS^lqjkm&UYRr
zr+wa1%97)S23UV;fB+5=S>VaNHQ4di2Y%^g%fD!bDx6uIR$G}#kYg&Z&J=*&qw@aB
ztH~Gj`X?Wky?yZP--pQ*OoqYa+^83x!UFA)btqsy>1iQ9YS0UhN6GXr;Mx2TODF1U
zGZb2&l>|8?$8}*Sdl0?5w|9rQZ}6s|Ci|}0wbbWAh3W<jKv!aeri#^7&-VDZ^m+`P
z(_vML8*}5EtJ(2$7F-`k9;Xqa*vLu@Vq%e%;S1nVtVDZ5YqP@S_&HRyn<Qbk%9zB>
z%fD#PwiR!9LVMeE9!i2jkvCZ|S-n>JA`%6;OaoSftFayRl5U)7w3qzCTAP^LoV?6#
z|0kfNmPtyGuL|E#c7p~~6O<6P{H8MB)K7Lq%!|COV^&$+^tiQUn)PgpPF9L+0@PVL
ztbklhDm?CGxrvZm<)*lc9aE9bl>wRXf>BpVsD3svCC;|YRqrs=xS%MACT(RtmH?NB
z?Z<kRWx)~nf^U8%vRc5eI!(2ojcB}5VM1{G(j<U9a2_-d0RBaf@R28X?2F-92UF?)
zrc|?Q(CQ_8zWi*&y*NMYS@-pnG(nTZc_E;ZoT&EmdZgd9ZuKD0KypL-oJg47lmme!
z%?{JodEYrEZ=SW{M!p)uGdd{$qHk-qH8h~@`~3)bzZtY!rfaz00XATBE#j%Y+2Cy`
zzAG~%bqLc0b>YYlI0i)~TeEa4Tn;L*tABb@LiGXbi3guA=&ML(!@uVEMr8f_S_4~;
zHG?3l_QeS}%5A!>S?uPPUpfaHlD~jWXQ)1%;&P5p_@T*S6JWq%*Zn=hVK;sRA_$7F
z!Y}q>b+Hb>v4!o@>o$9_u{blZMBoKHcYg5!=~SrQ^3h@d6qJo{qGqFXFEaJwoVzs2
zEzpzN$GS4HLnK@JQz+36#^7t|5_`sVA9?72Vsy5h3omyWGxw-ZsPgt`ruQ0&F6*qN
zvud<rXs29zZbGL_%qJ|9ziHX#A&aWdH59+MhW4niV>8xJU%WlEE*2WqTPFqGkLy<G
zO+PvXJImvq_6q}`_u_kp+WCbOf-fK>v{J?&ANOnSHKdO{(ll|)Dte2={v}Ma5R0_(
zkK$)Bj;3Is>G~4NUa5dS=`dyJLGi0tc10gLN{yj!d=Mie{77p_A1Iz2!Jfg7Sa_gD
zCN}=|5CI|<7j=rMo)}eqSXXNQ7+I!{gux<S_*y9M$n1I@$LIr0M5@)9RR1wG2d7k9
z)9Zu-RA`Z&^YzG%d7C8rI<XnndgfbOq27u18BN-4>W!<!%?_Mo8yB&AF3~~d_}^1l
z=bg~WIZ-`NkciegvO#qLeab;M@^atW(5aL^;<(|CVVosrllc>*OcAYY=I{}%4peJ?
z_-SJ60lhpQmMbF%D4H$oj{AZ#Q-AQ=<km-1+O%U((pb9c7zc+|bolZOT9Hmy=4;Y9
zK`%O7pu!@)N09;)MmXB(E5C!NDU}M-;CdQje}}bALl$(u?9ZaWiJbbl-kjDsc_%{h
z9+xy3)cb~q;_NW~h;5t3bFAO(o)Kbz<gHGY+%hmjXx6IL_2<+ahX;DFZ9UJ{aEZTM
zj$vn5(;E`MBVxe+{(;u{Qn|xp**;Hwd3M6)*5LBx^5B%IwlPXBo0$ctH)t|^IIFcY
ziVs}{XJ;9W%UK8*ujE~Zy|LM_R?r^4=cPxcEyPNCzDsB7CzhMr^=l@${QhRShX|@6
zVM{O6lw`q_d&><!_5ifbD!RGAVI+RqvRvbWpo1`PZQ0G1VoFhz#>&F6#Cz3M@L>1I
z+DVnYGV(I{E5eJPA2W5SJb4n|dtbD4lfOTQo223x5`&>G=z5x%+Pz1M_P%}AS9bM5
z$8->BTP&5910x@xybHemqwyhM4nGwdEIEb@xKDhZ^DrBGf$F<4oK&^7^*|5kmef-l
zQDGA@acIkdr6TIK`au{lb*RocZg%uZx%NR5dvK3#0qXVUha&)?x?>-8#u7DT_#?Ym
z)y;Ti*f3u3*&oc3>mfuyJKeWl8SANkPF|!r`;;$^`bK0e&d_V8msEDI>zmo!c?mWm
z#KLFt>(2GYyLhkh01Fg8{6@@3u=3$eL4AHXE85|2yd3&#Vb4w)hxy-oAR1Y7a!cxu
z1GQ^?52bs31}1%^k{}QFL#ErO7e|kfdZe@$e-|8Yze1GASDXa@cB0|{wSa3=9BM9O
zHPb51EPn%+B^N$nnkDSFReCn?xy8J^&}rg5>HUB-!bB>{xq#U_%z%pD-?qy)P9BlG
zG5NrgxKZe_8z%d#^t&cU@pXaK*%(tRuo0g;wX5LUd1yB9h0vU>(6^>kk;5e;*FM)m
zaDtdBSi!hPrm;kOzB;BI&3}9$CfMT0yx)Ienz2#jI2N6wB3|wJm$|H8Mn5_qwZ6VO
z26zi2f7toIZD5;9&wp)p-0XLvHj?N}TQKVcc6%y$I74;<FIwtZHcdO9L_L|mB{G@%
zRv1k&Zr7)k_5<F<5x|MjxG85Y7)ipd){(a@jeL#KUItjgv&{yq&<2P@|9ldCMka5=
zo`iq5LqJuyx<#*+Ktk*~iS){JkQ~``$G9XXQsiik-DWF>UK-CxVgNoHO;R3@Rrww?
z))12aUR^xE;fN~jH(>Oh7|Mx-L!aVY#l)QIBE!jfxAH~b+$@tBxwb65u%)uN6(k~T
zQf2qB_bO<dVAJ1mrwG0)oW!nJbE}+rXC+PNC#t%Jr3Qp2QT+<xmi}Fdr~K8?;x@?W
z^;TF(;5Ci2Tdcur<@rq9;v0W{DQ&Lgs9B@xpdu=t#BVqhcs`D;>ZUm@<!N@)vSZD8
zyg^x|U+jDmcOyOx98z&HZt{4ORCIc!`pP$zim2!Xf5wfDs0D%~<nM6xT0LpVL;5G<
zw~$AG|C{laX{Y>4cZ+WSlkO55smQ&Zex0{WcF!Pw{A}{MeZD-F>KXUKJkn)d=FuRO
z^@B|SbrUAwO)PZgp~s}Hj@g$qJ}|=63tbq@_(m5LjhKexIO3Wa<fL{%U+%{UaZfrv
zzi2p)D`c0$D~3=N%r)%5)_QY*f~?g+%WIo_9Z~n!d9?W@i4(8lV3zE=VJ_q??i(!!
z7hGlE6}s0YJGB(a4S1Ti0s6p(1JsM)E|>W_acdKuWjR$BL!=?^?=0TNhbKdlqUOn-
zq$L|^n)<+e51%w{Pnp=7Zok&f!O&E8x0jkyNJ>WmlPHqIxTR&cZ%%9U6e>Ehuc+Yw
z8=(X*)V&m(0LH+nNA<jNVg6iC($kZlJk`yJb#xO(j^pa(2Z>xl@Aq@uj-n&hZ^lb5
z9h%gEj3_{7>7P`?1zq<|vHeP#3F^<S9-dw^_J-|**4CWvu**`2473IM1>p>rQ6rqC
zw@JR<&Z}YJ{5`yUm+g=d3auwm^?IQ>$uCQoHZqv^Ifo-P!l|G~&b9A1OFFB~@V|El
znm)HJ8RI@k-pH%LW(rlN+C>??`P+$qKP$z}bjOz7EY<Ogo2!0!9lGP7uzlksEb3jb
z`|Z!3`Fx6FL^St?FPg~3!Fi79zqrfVzT;hFU?X%<1!?XQHQQV*{+Fb=<y_s55#ADh
zUB}%8c;fztskuyC7ZodnM&EXv4iWa_GNr7WABtf?GfpbVyyZJEot2|le6Lej)d0c?
zh4xtx_obJ9z>48AxPo-w*><+AOOCPHi&J5(rQJWFwH6Y{;;qRaex3@8xk-x9y^~mY
ztIp-z6@Ro%qu0#*X?2yCmuK*1Jo73RwYhL2Q8(i>y05HelJfad@#cJmMKd8-iR$sE
z#YMjW!FEM!{83bgbNMd#Vb!bd=15^{CMW!A*01iq{#1A89~?~buTJ906VXNYS0X02
z?Y*9h2ZP5|>h(_>XY#3FN6>XQ#>uOm7)2I@mxK~irQ(2xc|+#8b;8Zu=R8le$6cdm
zjp6{GtPk_`m_4F%(1&@@SC8GT&xJN#%sjPKNE*cW>X9j-yX@D4qmA7m0hTr9i46a?
zz=8X`(^VNETVCL8_#RRHQHxaL+fE+mvE4VIMJ5l?gU@@ba;*Q~2+z~_?Ygd;Ex;$V
zSP!^ECHFb|X5=9effOO~_SPS`6=EM#8o!1BXNnh(9dWZe@n4VP{4hnE6yCxM+suH?
z2S0{S1|bN#zjHx>JuuI5EH&2t&DlQwYd0vW!uOO&G6|GavP)Lavw}?CAMRiZ?;6>0
zq^1+Pqyc9f-pNku@J&b`dvxGwU@tff<{G42k>yZYgRb&8>b<dtbLvQ_@84WIKfJ)-
zJEQzJMTH!(g_atRMc}Aij$8|xI`>)^V6EVKtZ&}1kKcX`m?o}6lBI6xiF2K%&22Fa
z4d}B#@oyxLcs(LbG4oAN5lSmj%uj7@M)8}`1PmLNH3Ad;Q2f8r#zE;P{*ghJdI9rK
zkirYtOu5cUtQ%KwsC;XHF0n<jo#lb6@1^?`gnUBNRHIuLA&<yxURKsDTd5FG2aIYo
zkC3M0FH)(<hvpk3{gY&74up`6vn7L&5<<hBm@9Nfc=&1jfE9vAIKtcs$$}3Hu5S*c
zq=i}1-C+D)IdOm7fUtCoJ4wem-S|1X^qjW{Z{DtBMSwwkC$k*>;$=Wq`@@8HF(7e5
z2=N7UkZ0~`m;IZ18d<D}d&XBYpS>OA6=l-}T`%WrjA5|akQo68!Kkm6M(IC~NSMqS
zX$RORax)F4`!3E^n|@kXhCFQDTJADAXL&`UV2x6h6;p)w?GXv|@le8<iEERQJ;-KA
z+<#1i@#02jyJ|Xp-(Xp@UdxmUn4!hq2sXe(g5w<igmG=A)sBOJ`zoVC3O>oDe(7_<
zQ99LlDY~onI>mMdh1I*ZB8zo&4o;nF;rDJS!9k<cal4eiau50LsB93j=KpfvcTv(^
zrC@3UpR2RJ*)@=7k|8?9wyX@dmCS;JBpc_db^$VLvg@cKkGPIs-rq)ypA;B|dA#Ok
zp?I5<O;CEYq<N$T?=r2~E3&a})WKT#M;t)FPMvR^u8N*z{Fw2G(lph^PHnZ(!h{l!
z{P*^J&e4I4Dx*m$faSTPtzyOUFoE_X159;FMFvz=Nt5^7)6wewg!P3#Sp4u5ONQWu
zq|hW3*1I5}b5DP|?36CVlu11AP94W@a$_b!9~ib_?P&}zr<xPLgI_dt-^)9R+JB4=
z(i@u@gy%JtK(;n<WO`r0jCqUW_u+axM?Xz1VsQNuKfQBWFoiaQ?Hz#s!fw$WwzmCq
zD$|9dDqqP{Q!+1{UIk<^kF(5}m7-b%wYk_DwmeHRj541AG{-p;0h+*hr9Ih$?Zxcg
zYh`nQRX%D6dnms4xM`b57KJz3yQn--Y>HgyMkMV~k`8oV$d*x^jtJ4G$f=frbK2o`
z<XM-6v>AQY?DQ#Q6Xd1jnEL_P_xaXEj;g1Lg`zpbj_P%_Fh^cZF%dfNBCA4+M<_K{
zC<aG+a$Tk7Nrzj(KVKDAY@uC3_7DO3Q=M!Up(Fa6(8-p$2|y}=u1bc3f|5{#AKKO0
zRC#1kYV24)!A4b4fUB6-Ff8$upptDjT|$@q!Bvoa!OkPt%15%2K1}T*OX5L3tVCAk
z=%92-Xpp4!<|+bqR8`~&CRiHfOisTziCq?Rg9Z;Ge_&*>voU^*ZGMSd%pQv&Rais_
zI%dP>XCxGMzSbVBxw2gqTy$7TuyS=nY%O}Un+pVcG^N8ZduGM;J<bqYv^j?Ep9u4I
zpSm0N?gr+HK9B=Je7Q2FcWz0V0KBc@DsmZ3fnK;%5dX<rIJ7Kc6$Rz$!4{V=Tj%7z
z`ToQ27DJWs1<S~>CRdN;+GarG_^HCAehq+0)3>e6L0Oa9ct3g)ddqoyQ0jZP9AC+d
zl>0G9HF`N{qk>jskt^PjR>M+KGgp41*QJ4NRNwJvEqj?W0#>HymV-FQqbineb6;D#
z^&e~?ictB@AL72YhVW+%A@tFX0>i-YjCy3y--NOoQS2RJxmZRQO)$UUeC4)_mO>m6
z&o!{N9Mt;0jvKe|wOzh&>jzS@pGc!6?&*$<SK@53eK8(?UL?z4L9m?>bsv=7aIgRU
z+@hVd5m(rjgy4WI*xoi&p~E@hoJH5FhQ>>|?*a<Um3<o{TMdW~5ju>Y(>O_PAGJ?3
z>J3|;T%6s<0yUxRnE-7_GN;3=eZz4kS-7&k)r7xLPoW@bS=c?Vd&UUyJDvyUogKRZ
z^W|C(y7I+@>PGNIOd9A-3t|S};^}fo4yrSzI+r5_-vaj%Q1kvf7Y@~p;p8pQy9DB9
z9&}}axef1e%zDkyI>-xZxEn6cpJ>;+gySEkGGJ8-w#9O7zCGRxOh<lf?#``GduU%>
zp^8l>q*BdI^*IeiAS=m0@7J*2=F?0Hx{3iclz_o~t|huwm&c597?*Lgv}J_ohI{4%
zH`HZBdv5FpUgN{c*&9+51Lv7~H4oU`<)&E-!@d+X4B7uDsmkv=8Ci>Ni#J&yruuUW
z&NH4xzaT{U(1kjkFBkl_90>I}cRm6%eJTSm4gwLXoF3j6SP8Pl2-WRV`pYgSkoo>H
zNWwFMItlR^4OS)c0Pv6XKZh`ehu7n{)7WP26bfj{?PL+7DkU@BM;Q9#e~dR=70BL1
z0UX*r|6f>VAA8n-#Pp90HXVijHO8yy&kk=IO~O=<uZq=XtU|r8+Z^TE8my=vJWH1`
zMeB?n7ni=6l5Md+5G4m_(v+Es)_E>2p^Eed<XL`mxHF+dF05|UfE}RGz@pRKhjNIw
zK?T#t`~X(vuiHzu*~b1T@TkiF%8KDYEpQH!te`fY-O!*0f?BVo`gR3H7LfWWS~PpR
zg6OheZ#2u`^4@p4*7)51lh?zvmo`X68N}5Ibns`jm5xt*^8~Ew`@rLVK#1mlm45_^
zm+1fMz*Z&`9O?s^VxnqZeiYdJ&0(hf-6~$@Vmxuxmt5?q9WXoC3^!Z)NfXTAQgc|_
znk1V!&3wtg7b{5~z)$02i7RK4mt1s6=)nhDWKaYRJRS9`>H!`})0rv{7eZYbG5ps0
z*+4T~xb?yX^o3kW4$jl8aN1z1rwKCm$70YSV-r)uZml16Jry<B@qpBP!R4-Ez}lz?
zmIxAdkp-7e7vA=swGyuPxK^&U<A$Q*pDh&Siwr4dU=$@*<6@lEMWlShMj;<{S?0U|
zPgluj#Tv5e?d6DsVZ#c;Reut`YEkkT!TyIoP##(rWZ0dz1Dr%nt<w?jU4b4Asih!u
zwu6P@XQqxIxU3!CsWwX340Ied5^-`RPAOoTT1`F!W6hnT1{>m~YPDohgKi`a!F?UJ
z#Fxz@Ie%y{*TzSDN}+yM-m0+4>XZJ=+yE{8ZsQHTY?8z)@f6++9#H?h%A!$-_HkO6
za(aU+LxD*Ga~cQ8e|&Gy#8LUH>-giTD9sld-TOFR;)xk`z#1grSrSBN%A*LvD(+zl
z|M*DZ{toNK%SUPb^*Cf3`#BcWceL!?U6VpJfFQn~0=AS4skA@{qt}=ENk(9}{Tu8b
z!e3!s4NY>bXQ6pJ9P6Dph3pM+t8%KQ<O;O8o9*c1j!cF4tp$Q8Wj*@Q5gkShY~R~G
zJpEUK=J#@p?@9g>kr7j$9_eVvP&LY%WsFXuYImzw+uN<Tt^hS<%ski=OCnJW_)uo`
z#0n}K*wZK*i7Qc7kmb#mw93D_5Q&tpQvC2o$t6YCmd8mSrSk9z-;1kfN7u%x1WO01
zs@jZ<T=L=GA)speSeptL&MHwfI;XnidkAGf%w>=HC-uNg3e|i07P@m*xym5YXqd;E
zVZ8pJ!O}m)RC-rt?wOa%`E;KYV$qd5GnyH}@ra<sxXKRb)rk2c)Z4ximfi4spSs*}
zaYp(J`TqQ18S%yU5yi5`n8sd65MBFANAgR7)%g)M6HUoQcD*(Y%`%Ui^yXLK;9taD
z9#W(cgh=`tQiMq2e$eNgpK|8wI^9lij;P0ZKPsKhLe^tJZ^(qtOL+owaJY)v=R1F;
zv#2fN5rj1a2q3J!JF32QhLO+NUU&~`Q5i`j+wj{|E@!pp9`C9D*hGdrqU4^N>htPS
zu|RdU$+}+zaitWgTPg?fJ{YoR=;DYKEhv6JDFK?-9*E70$vFc2!uwb8Ce&cKaqiiU
z5B3{}e6>n#uklKN<913O(^+B1EA}R|J7LKdRQoBwS;KL;lOPf;jE*8J5rOjyjmKOb
z0sFA~U)ebtx1i@XrqH1Aau?X&Z~S?InY(Wv9nz)&3G3$iNrjzib+pt`V10X5FB)cd
za%KFZC-uBgSMm{G6Lj%_jYn?=(wa@8YdS}t_whW>wBB)j8A8jNf@vx*EiqJKHloh<
zKmrg{Z4iPODeJwk{;dR>FH9iJ#rXZ0AlG=zS%*7~{cKja((?DDbkZK^DBw<;{rdhf
z`sFwNRqcTI=z&c611!a#O5YFGYdIZIK`Q+P3){eH+_-!aiKe$2uITL&VKtx1o*<^Q
zo@fTFh^C>#U$YY68?T6^+frtB$}3E!NaJiL13V{?B1lmj4H%aqeqp+Kw9i8R%!^=P
z%q)<WaJg53-PmO-QE_shyFa)~!Ot-4!lSMD-$>)VV;8*QJ6qSgQm9Fwt>KaK`-KNT
zfWq>H(9^qmzjdAx%qIB>Z!ODwzSMG`M(%g~&IEZ2eo}tgb1*f?)Sz2#!M6P`DV?&#
zz{n1CT1F_Ku1;TV!-8|z9dE>0uL|z#8)bpwLb&ENb^=n0n>vw!$Ii$@KAIvZwpU7@
zj^omBgAer)-zfqKZ&j?KSX&q4i~>Nya2+nR(V;Zc*el-9D;C=rpvq3wpK89#u|U-Y
z_VGMiMVmO4h`A4Mf4y$L?kd0TT68F&EE8RW1Z~)N6>;=%4WtkR4W&%4v&n3c6wT)9
zovwonovw@g6cUZ|SGl==hW8r&a8h#zg}#c1x<>s@trYCXOBCuS6jkaNiWo9}dlI2V
zr*-luJ##TPS>o@f&)|p)Ic^F$?#zP^IaMW%Fo`R6$R@bNX3i38jv;uJ@(nH`-Cc4`
z{6gFNtLpLsg1ln6RD8sNAjFp+Q@w$tGoOb6Chc^o3tN20AgCV}B_b`*O=@R&o;jvJ
zOZ_|dGK=I6)Sf;yhGO-1PdZZfq@wFoLTcqRj3Ot=oo@!oJ1+U}Ad2s-WkL;897Uir
z80Hw=Ni=#Vk@Wdal|)6?A@L6A<QsENGB~qJ;SxVUM*plLlf=V=kpE;To;+uqFgSWf
zcsdg$YHg5%*bnbefnX&nASI1nTT6@fxG16hrXG*;)`yJwV0)Dp!+hOzOyQ3fSx@2x
zKh~lW%9m`f%a~->)a$b&UCZW~J=)S(6ldnstti`)xU6jnQZVLT&<*tiG3iJObMttn
z-Bq$B5ziNOB^(|EW95>-ElyZ<l~^+2VhgFc!0OSrs2XY^Tt~OGL6+FpEt9eqt=(+0
zOtm=2yfaC<n}#o<d1mQAd|8nPr{)a8+z!{)B^TXTbw$sQm+#fpoKS9_ZA!~W<v7Av
zptYSCX=_8N(Z}PgEjRNnJ5sN)>k;m%ba)j*ZGgdHqoE~;eB9(h1G5@25#7|D{92c~
zT48YL%e@w*4V;PAqgJJ4*%s9kT3HS5ti<Oc{0GusuL)8F(~FeBRatC3P+QdpCz@S%
zZ=?(t4NsxU>lUL6GwzV)B4;*0cwzFUr-o7;%T{gnx%dIPvxe8yqRwdlLba>K&ev}d
z-ZJHByvb?7IF7-$JI-PUmu!(HThW~@rk@zoi<~pN@S2Y7ieEPYtzxQ_siC4%9g<`>
zK-bo48PM?Diai2}B^2QUz7y#guD6BatGAFyT+~=EEiR}#HT=6t>A-c{oTJr2kjnJO
z@P6#r-I<owyS{i!^@qRpgGW{GK1A_=o#O^;TM*Z{$t{2`od7S3wXH8;2{t(`T{g1H
zO8%0H+*E!tJ)6~QM}9d3ZFpY-9=D?xl9~07ld^Zl#Yqy(0h#O|wKS0?GUG$`Lhpn=
z(49Q?Gp4yQhF#Yr6W9K6J3u8pcz(sJJHy*M^l$UGp6)h9%sV*!Jcz#S)vJJslp>0_
zaQQ(YBO%eCWANv{01{_5xhnX(NN|$#=AD^3In~$diawVljVd#?IBu`*I7K{_?ftZ|
zoOc#!*KWJ#wlaw+!?)r9>bOGP8APc-&xM%D=qeYM?4ybBD(aNj^(cWaZ#~+<)Nn{^
zbhcwiAI7eJ24?$=-{av>e3Q0F_(S3)7=#qEp9VFC4=GK>g7sLmNJxRtYNVaesSQct
z$R?fJX6cn9%yxe%@^@Yfj{-f)7Y3q_BtwKPWd8^>uNvsj)5Q_8FJb!T?ET=HP;CSk
zvLB!mqQ%GK)hVav=r<p0JAYNtLGs>5GAH|6kN7_r+>W5S(db{h0#a7nIF82}%d`eC
z3Jo1sDQSK~DY0E&-%c$HYl)~k;8$08JZfz!fVN_GDjjHa%J3>IhOR9G$PgS;8syMl
zuKnUU#Tx(zULga;oJr}>VpwXEORv5!SvzWXx|ueoLt#bx%+$Zt8qwOipoEy;L7lnG
zQ-g_HgVc3L<DXcu?`Osevj~%uH{Ojdc38jCjnwO+u<(D@F)(gcipBubvFcbE!#8V$
zW4O+PsHt<p6K9`~n3E8JLtFtcmM#C?JQ<T>Qs6u8`$@LdV>OOonP;m8bBAZ$;0!(>
z+G~<_sB&>a#@CG~nScBn-0drl^X7vSYo(C2Su!(;=n;R7znhyw5HZ>t=i$6gUESNb
zajmXai;qpwM4&JGJ*HjFAKtOkjKmIw!1y^meg}L0)}xotz;Ots_S<nVSNd#Ub*37l
z&p1GrF_rVP{d@JB$-Iuf(TQ};(b=&)?%&br3N`~yTUSzuIB0<Ak=+;`04u$dCe|_?
z%wpvyf6<6yf4ID-f;nI~enFxM8eh98xj23{XmraP`2$D-ez|d3kkA80fOnAY=c6Q?
z8Ec~NdvQ{-(TNE|Q=gXKg>MsN7W&TJ?{4dd5~bnbC;h~PnVJ-l>-V+lMgbx4>iZQg
z-nj2OSiiWqs9vW2TX$po*4e&ne@7^v^;Y+cN!Jk-TaRnJ2K_C}K5`bPiRm7j=9^o!
zJE%!>$h8fcyrXrf0x0`>3q6CU1BWcc%<=nFAC`rTUFbSjJKRYBw`o)D&@O#QW5;j(
z2Bx8iUAmCQ_})Gj8p<sRkW=ZCILajC=Z~9p<*3h_;@w=R?ri7u6y}Bm187xaMZPte
zDDI^%^Dw$#tz6F%bP-h9lrJ+3GmQoCzDc8N$fN_|NoH()2CTt3vb-BGj}fvEYZ@^W
z%herB{QLx_>T!nj$F&O*DRB@!-EmaQ5<igYxY}N4d{*?PBH85v1@MZk(~*m2U^s0_
zL`F!?UuD=QE(Hf$dFb={E#x5Se-niTc1|hrrI9J3?^&+o+=O6`#954sa31|MwnQvP
zX@S~9Gm6+7^J9~%YnrX&*=fp(@85oLMj=G8YNJ9<^yEDt-?ayaTFT#=wPD<a_;qJi
zKc`kH#C_o6e4X&kt<$wM?gC5?eHnpI9p<g2Q~$M<tD2zJ$;BnaRQ8o$9P>OZYU#!X
zbP39d0lwCwGSF5!rk^$s5xi3|gIAWKtM6vakeUx5Y3dVFZo#f<%#W-0t@TizaLAV=
zmAunvTgFn~fTj%4ytHadwK|71RPk7is8=RK@#BIc<ZKU}C0cEFV#H_fWY)Iix0zFy
z$+pe`^Y^g=XUX`HlBL{swu!%~qP84p`Yr}1WKd+)m3|67zC?TnDH=9jQmz7q)DlaO
zw2Qc6R<8OO;W5xDfw-+~)7ljtg8Xym*z-Scw_+67^m&t6iW*s_U32l=E{tw)RlYM~
zLqEr|4*)p8VP0_bK?R2m2H@((^;9E;B!ca7^j{im;eyPIyl;UjyXS?FW<L^7o<P~J
z{-sI8OxVsWi0{U-!)GgZ7xE;~T?-v-gOsD#Yb$OszBC~A`Ox>imW7snJ~oTSy?EnS
zOii>D9zopi7b^VgkfzSwE2`O2bfF^b>$sB0qVMMyIlT(0r<QMtDZsTR<o+ogD-(Xl
zr;si%R1daI|MO*LJooBx3;h;9&@u!}<#w#2ZS~Ve54cVR2G&-4R9^$RPJ4C{?aucC
zxXp0Pu$z_!|624-sy9gflxenf>cUNuq*t5?wQc_4wOAmoBlewfMmOl*1?JG2tn2Ug
z^Cmg&$e=U~+g@47;}eU4xto?GJGM;&*3O#SuGU@qX8Zj(p#6e$=fv;xu=BC*QUSsE
zoa>gPS-#zizr1*khMUxZ<y&wQz>{?{NH2w`2jRw}SV!Uu=H0dLynAcqb~4>HP!;G~
zEsN8>e4n!opjGOGWCLz+Rp0cRO%~wQmSOCB9x0apR3>)_*c1h7a~z>~nYji=PL8pf
z(Ym7=G-AA#lq?g&X(%MHAuKQEsN=^rP*gc^($$|*EhAVgK!xg)YcTo%MUfH}3NvTq
z!*0wpCaN>F-B^huS3;KRezV7GKSVd$lzcPSc=xU5#pc_^tZj5XuU<JL$lH-(EcU?f
zVD#}aNx4UO7rF5)d}aekw^M!}4~wGHjiC?Fc;&r(ThRdQPchUng=;a=$NN|$lqTJ`
z-&o2K=HOCDHPC0Q@h)jriJT7R)o@^4TdGHFPqi6iWaqE0bD6jPamqkfv$WjLrViO4
zEpVsDWx~E8892ZWAD;*hAIDhjXPV6%Fh_?=4I4MWY(<a^-)ThMu0hvx*A@LidQX*T
zJz`bb@5!cT@x`ev9od~LHYxTCeN@CBI7kT{@A790O&-T%diqcN^pLH2NU$ItcS=xX
zG&=747p6|~Ct*b*b5${2t*`dQQ0tw!E=Lk`Q}^G4zl|z8ytfB`c{7<Ulk@>;C-;O-
zXNDR$`x6Gt{%V`CwJ`G~^y66zIBxypi+Jvx{3<df%zR}!`8DI_hME=mrYS{u*dgn4
zZEf@OJXL*BB>{QPhO~x&-)AD)+LN6(o@6$_>z|I|zmDpQk~n&;nxV1HAkU>4_4r0d
zRGWf=Tu{l`ocyh~&oO&5diCpIx$#q58Jrw6Kqrj`aJca)+;RfHHHhw1godSPo17?c
z?O=ji671qn(zPR8Qy_$cJMY8?4~_Fyx}#7vbb%55`UfBcxK&=S5N~#LsU9(P%8)n`
z>d#&COpkX(<D(+(buBwKxu?zqT1EdyZnne;unz{!Y%{JOW!CI*yOZtu&^=ePUFfSG
zD}%E~%fy=Uaqka4eX5t(ftWMp9G!jyUq*{M`4~HW9(JvY`wx*C70jPgHotk3PX6-p
z-bq@Nxa}fl%1=>k9wWyL;?ro~C!@(>-}4c9QliO`gVfT4fCMl!u-CG|b`eRG&Qy(>
zP>#CJ2xp^bj{V|(-gCOtaGY%F^Wx;5g6gJEB4IGF{i>3H7%_V(8FOtSnS;O{$myC@
zv3i~U*2#VUapd%F+ag2p6|=O$jTBm=3^kgytB1)CjI(77Cm{FU%M^iD-)t9UqiZ;r
zO-rd25Dto{U@aGTyMgoJsCHG&#Td*9VoWSCKOX(U$Q*SwWmi=OjIk%5;4+TIHt_NA
z$XlvyfOoA4Ui=@v-Z46|2Iv}%Z9AE8V%tt8ww-irW5S7TXJXs7ZF6GVnA`Kb?{~jH
zcilhzqt800dv%{vRlD}CU4#Y~#94%?X(dBpwn=Ri*tdp(?CAFa-=kM*f@e7JP?7;G
zT@j{UaV+3+#jnEy*j=}Z((t&lH8^SN*o$p}mdPUngt8mu@rD@`3yjFcOG&N}3-_*U
zX%f`jcwJ*#vD*{Hza+SDMqT{aKwc1e(?jPh4q~Bm*ZvP|Z2yL;a#ZO<Guf;vl{|X_
zj*+7N<78p_Fv<{5P}9+pqH_4~2xB1&;?1<d$_lJP;fJRiT_#|y5%c{%IM~N1@25#x
zLL+)nILIP!7FDI@w!a@x;lBWZH((pNdv&I#X+aezVPEjv(r>wsYPR<vfysr4=NhsA
zWu{HVrS}H{jMRWTYrB4fb{vZ(3&1ty&@QxtP{J<6@vq-LylpKk5jJmkY3bKo_ePqS
z3ipBcUl(LRw6#P)20mUtE7b`JbW@b3=<(EEl!O08C!5}!>(hrjH?eF7+0-kkg_KI^
zOrgx5F#dD^kK!VWh9?v6RL^B-F|6dPlryGS+<dUWSK)Js7~xBub7IQTGMm$XaJbT(
zA&LyiFAlV!!zwnDH#HL?^N0UcSoFU#4*%73sf@$IMi*s;&2zXQ5HP6cdU_%N3b85t
z#~jDfYw?hPYsUT?^UaNQL^Q8tHW><H(TKstAWj5ehI3ro$WfQ?<xI5@OZp_iGf^l6
zah7=^e=R7o-gy$|r(QaM>{Y<u{>`#y3)2vC<o3I4f+5WxL%cUp(AXe&oOABsg>;C%
z-XD6@V-wR1c^m~P?`G!MwcY&eCTX~=tN=jP^^8L~BF12Av2Y#ZQqo#uYVqV^h3PPU
z2Cm8=9IsqhTQvnMho*rRpi?Ut*PexSo7L!qhuP$03l1CF4tJmiMhAu}Hl3N(1TY-T
zx;M-PgxNd(kW(3wCVn8oNvTG|XN#Py`<RBqmI=1fNkeLEat}sz@*ccT=i|*&H?4Sl
zPm6j^m?zAUG4PyGOg?tPfM6S(9~4(ovB&2YUb?0OH%Uin(;>|8v8nMTZ7&Gfo1_FK
zIswakQ!wjiaJ_&_b~d8v*T%wueSHG+UwFGrrc#MXoT5qgF!_~dqp{M*@kKe&4CcSb
zxwE)cLNNWDiV>!h`qEjrR3vcV{jx5Z{_7AW02`!#f2Toxl6*kHV_ZB&oC_iJ1J!6E
z?Q)(ZR8KvS#%TP#f(GN-Btpbt&{~*C%RMf|QBz=a=$i2FD(6Tkh$Na=boOeX6FLYf
zD>!tb*Xp1Xc4wea69_4|bgY^oT1>16lY|}l!525FG`5o0i<I4;YZ#?9GEtTCwyc`I
zcC~aW2^e6SMG{0G3P1GXh+biS0Ef6AOK+!fXf%F}|EM(prD-64J<O|b$DK!|nOT`j
zr-LiaqO8x&b8`FuXB$Q=TdE=(x*H&w8~L$&EE4=Nr10kc=X*QmmIFjUz1N(Ul2c5m
zk^rEo?nErNik&T>TlH<PMFcj9U0&W?5jRVh4WCLs=l%ziw2;oc55?|&`@Ufrjbk?&
za20TZeq9CD@>KK@EodYHcb3O%$-tNnq&%e|mOjKXAr(GOEuH*!bzou(E>#V)JP>jP
zCWc?IRH}rCKLHi89-CM@AK$+3JpJcZ6R9Q`Za1(`3;HdY8~A}e@<Tl0)E{F!X6JmO
z!g*WNCF>1DS#-{HI2vFQ`=)q^;&LDh=dLj`l>@&_&pMs}xyI<m(7%~p+{DQrfd&Av
z?ot`*rW|WhDn%sH(vh+p`8Rd#M%F~sw0Hedo<j+Y-f;P9LgSSxzMh4Z)h;e#<G^62
zJRM%v-5fjZq|`f?L@h|88q)t-;ClLf%E_^@h80yb1%4>$J|B%nVV_)vmRTlwL7Aeq
zeqG(Ae|#AazSfB+@`v%^2mX)hNp7Yz`Uch4n~(a1O$<Y@X@QB~I`rw?M>F!zvNqit
z3||p?)foLr(eH7B<DQA!_Vrtk#aWK|Y)8K>eAZ-Ct{y8U1M2i@%>r%qn)Te9ZJ7G%
zZ9GfhbfDs9JQJgFyt17PlU9rS0B1FcgsUK1+s*&tUcG91(Ksufnu(>T|EF55neo%^
zBfJ97MW2<wAsY$JC*Il}%f>=HeL><(9M{^poV}zG3~I+>JE-o}7sa|?*6$nu3fQyF
z;p&0S(rA6=!H|4a*<QArBzL_Ju>tm^^w)d`v3&pbLr4CUU&UtC?`e=;DgK5yWwWt@
z1?`NM6RX+K`m8E#{;g5C;|Mr&$Q_zp3w5sZrNU`j;*!FNGg3)O0w4q!nj3wpmYP58
z{}>FC_~zbBt|!sS%ZO*zice)BAJ5`-L9Tjs!I#O3!%B9_;#<j(!Qc8F-jX??Fg8Qs
zYuVdBXaZOI+6_7Q1M@10`0#@O1^;03I}^XTxtr2y?OD3oOj9eOY;n3Q`fV&|RfI{d
z*r|5@jD~cvJ6n2jD~{bpGUWnAAoIi5GX5t*zGjN7U#Up3AXB=&$r9^>9put|^G^uY
z^pN=e^5dY`?2a4C00>zitM=27&<M)Y%hq%qacfNmA92)leJG5cD6W*>nsgzE&QVmp
znBqWJWvt<6r}D)_cY<O;2NV-OOi8Uc$pSzM2T|*Qq(&D_!emY%`Goxu&iN=JOUo8V
zb$61^+t+itk^$gyFbTW^%^6rMD@D8jgFzGkBE<R0F<_b{XI0FJfi~Jv$Un_|2oyvJ
zZn&dHYgVlVJ63{mJNsyKE(>05*X*{3!es-Im25a<vz*3L3;_Hz&mElH!?C-`G@I12
zoSvKPH^&laxOpweBpZ=t=PDak$SQah4M@HG7LM9W!q?%I`WF{ArAfu&m+Hx9mB(6d
zAjPdyg%T)Zi{bBI!85}|^LVho&92+y(sf^KF6>TFCq2?{S)@8~86!v32xAhbdBmfa
z!1ffe1Q>sm8`=LX=eHi1utb9%o=CmyGMMvddUuL_4vD<treY4h;g+ZDHF?_SN*kxI
zB}W6D&9i`;gtS}9*j7MGk1`?Hfl!%VublKu#!WopOrP>fh%jCdh^M&+>Z82&EwoRl
z_LX`{zRr-L{JhVsTHz|w*{6b4Lew}d{-~X*V#_(p=m{PVXVAMUFYD&&WgG3cHE<Y+
zg};z9(g*H8=E^POW);b6*<pd%$hV+W;j#h@8_Gc%*YrhA4iH{wB6N>vgg&Sf_|7+{
zV)Y<lZg7_pdy?n*u<3iHbJ8VQV*x}{d~e^oZmYNcax_8NLgkBD*NsT$_%)NyR7vy|
zz~Y4vG7dUx#7d@y_07I-cr=coPTX14z{Q5hF&@oXPZVr5v*B~cQY!BO!5+cqt{6d9
zSP;4+#(kgdJn-osjPZPkxU)!hSE2f2*mi##Zk$cw^X;H@g~Xl6Pr<3}eu~L!RBbxF
zSaDOfAiiDi{cPqh;ILs+w-SuuJa6tyz738oBYB2Vp<wALlPo%?rohsryQ<Lf!I{d3
zA*f*Kop;Z|8Zo-yo>A|{BD_{D8>w)P>)B*g2>mn%*%bAM+B77Ux`k)JIBvYf^z8-d
z)SfI}tTn^SSMSKxlQ09K`TVXdo*Q;#!ZT_S^OxBEgnkAbv4II?bc#l<85l5PiCefm
z&fYB)P16T)CW%i>(OBSK;TkvEFfF(y@SwLy0l~tQYDkLv#ZyFma8wE|J*zguEDN)D
zskHePdx;OY!~|_biW;T1#Dw__o$GXL=(+BcXM}mtm$SmHO<BmX`B{WotN2NjioL3A
zSDsyN1xT(I(x(jwo-(NU{f!%%1pjCxYD^Pb>+Z}p{@f~hJ<K>^l$C{Tt&%v^_Nes5
z4@!^erCF=cIaonp+p%}%@ETc+eo8ANo&GxBO4fdbOJ8pliHw6GOBXOPnF17=FdZ_<
z>0njp`2Z%w#H3{D^Ihm~_bW^%<fc-n>w`Dkiq@Q9%aFYMDs0va1I^Z)D&TbNn054b
z=%(m_1(7A2+XY$L8cWHXqPE!dJONTd2X2E>>(;~rVj6u7xz5#N;<r*WcAaWY3Z@;B
zw6k=TCY$lJhz=0x&PoXXD~~m0#G3r5)Yuz!8ce-EMBY}-h^_^?ke!onM_{OXC$JN+
zH?zw{#Mi1i&4_S}6=SBge}X+cyCa4t)>Kzq(x;o0Iu%xbP2Bwnm<$3fi|mtfk9l%6
zJ~+yW`>S8*IadVgGLvL`8P4(t&@^@;mRiMr;o@1S%wgar|HwIeSl=wo%3Faj+lph6
z^Eh#=0e%#+5bEvFgS@-pyKe6uDVr4+`u!o)a`@Ow-ou4bn5h<t3(oWE0?j-PmQJ)R
zx@>l6*5Pzdp$qZR#j4#j!WnYa_;pL%rNEc_|8`l<ztSMQS){>jI$aKg@gEyn+`-CS
zA6e~c$0HS<gkQ8Gdl>GI1bMeu>t2xnlWXQ{i~u3MHcrin$<FjJG}r-&q-rxYzvRv~
zwHrX78}JV7bbD-^e0t`@qImdH-?nk+ukZ9MfU^%tHKT7}9$S%~upy2}5=<@`TXl54
z)0~I`cPMb23-+KgVj>8G_cQI0jQtO=ZpjP=Vf{qPs{R04Aa!rVdQlxsO=d<PbZ#@C
zw(c=Ud=IV5)*j>+J2iXLzOu}0`2NX(Bb??7YzD(Ddpl_3{&{rEX=?iiRnNocW^g!6
zT(s~wXxo1C+BB;U3^zLc8q)^AtOeQkDYh27sjrNy`A=1vF(A+)Wyj$*<ExV?3Kuy(
zWAehJvvIdXgrsQ6QF5;G8Hkt6j|zyG&*vIB$NvDkVcx7*A;zkGy^$?g$KWWCMQe9~
z%2Zn8UeyJ;^w>?7x`;|^t_C5#*EBZQHAC~_hvO*Fh#&ehRNH1jGCelQoz6|gdTe@>
zHJO#DWzYVPD(zk^f-%{Pg{)M)%US!!lyXiETdg2mZ6NjA$Bn_Jm^u>nB5nd{?_YZC
zo{@GJe(;0jUjBaFNlk`9Mut~)WnBcTKkbfVrQ4o`Xrv#2B1d)ie!0c<f0hnS9B`|$
zxeOP~K(3U+hJ(aNYZXXIaEPWLhfF~oYErG*%<LHpiDAfFtjZQvGiQ{cIJ4LQRwu(*
zBVG+-_r|0{SCpopOT&H-O)=8jP1nJNOa&$3TC7e|ryI~vIOlMR!a{9nH5B3H<V<G#
z)>++@tr7gk>wWea;tj@SVUgrvS%E=BLB~~s_GgIX(fkDh&90QihP&1V0DJnT=DiQ*
zRK|jBaSKbm?E|H|pci9iGcKyW|J3IkhzG|7Cy_)!d{mRdNKoxH)!c)e*C`3qh}LV8
zg$_-jm)Qeo1RL!ypY^uIN?q&;9VnM6|BU1h+|<kkcCyat@C-d9zxvj6boP}$NVTo$
zLsMc&QcPI+Y=C^6gI%TaPY{}7pX5JBQ-Pf5jqoj(?e~Bn^pwLX9W{@8tox&MmD}^d
z%sh8m@`V>6P0oHS7JI<<WM|v%)UR3W8iP?z;DCb<_|a6wSmqL}!_gFDddVxVE+&K8
z5%r5wB{ya|wkM|(i!<Xr&-oqoi!kO*{#e-S8frs^44wHE9-=}KIEgO1aa~<%F&4i2
zVCU^$|F-sTN3S$I?h*oeu6GD{%-Aj*a-p}SIk<fWdOYl4*>_$5TT33vY~Y^M__Ykg
zHqbx;A)0ivxr<i`ExD)${z(iRY~+wg5acCh+&q~hIc1C~BHg6y{fQG>F0BR`zCoY#
zS10;zkbASEiKn7xij+r<vD6kegW?k`w{-OkMtq0W?o9vfoeaK#-9WR~J2%Yk&M6<y
z=vS5pJIrpI(bGqmVw-RO&Ynz#@0RsI^Y|3;Sp%k{*L21jN(1%K?sUc;a)WMSc~w$$
zYRbRfDuE2{{J?udUl^AIe=?CpnL1Tg#TwfZi>XSMIUVBf?IQ8x@Ek^2yyR!jTZJIb
z$CfI31(*$h-+8ZPss3*Fik9cGZWGsvrL7P6!{BjXx3TW#3&*i8w6OxT?pe^-v47{O
z82#GsS(*-GS7J5pYzK=o@<x<PWOgTd{=>D!a}FXCf?)}pB{Mw_+Vc&hv7Ahhk{{Es
z%sgmrt>g#RlysK#3Q?QGWL~=H${$LmPymu`EHw3#2r#}4`6Uy0b?nYUKmuDLTvysh
zOH40DT1Z_g!J?vQ=+hNOFdi$?$GW8Ah<7D-op{7yRuZh3o6+2Cr<M5!<5`2R&q1-0
z!kfQC63L^6o4D+@o-D8b8{EJVv~z^$mZ{tsglVykH|XayMC!^Q&?ba2N9tlB@T$NI
z1qQ2-VD5(oXAAZ^8V8H%y-p9zK~bGlUmxeb!+s&)W5e~}gPE;Susdt1jhG>dO&#H?
ze#F$ngmRij=*%UEkkAsx0PdvKjd|njnExm8_rvv|k_&D79?WVj4J)npG>sJ$;;i;%
zEtjyhH6miwLRWT+h;%M{fIQGr_S>v@gCoFv`eHIYo4bM4-0f&`x`wLZUS2pC_UkbN
zrg09!4E7<E2I37I{e)dz1c<SfM9|ypU<5`WGGN(g^CAgx1MT)7;qBiwOTG_*rU})M
z1^{zzo@2Bjn|$${;*DHj?YSv7h9Wp0rmh#TFXUZ(kM6Jpv%HK&qn*wqs`4$Fe?U>x
zUZY?(#mXasCD_*ut}209HFvf$WLfvMsGhfC>_8&#xWWQ1TXY$F;;NF#<qIo8^dCyh
zXNJ#bWo1wF9}vl3B8o&0Z(i0E%3nZ-q>y&`Lgc<}ka-ylw7?Qu`9obxk^wm<h9XUZ
z11vAT9amt8`F(d_108VKsO}(H?+v4He2^#ri`n)Mm<+TqNvMe@(SEXnB<NC5Wz8t-
z{kKa%k~N0m2%Opb=52^;9gqU^UO)LH%WXdJLr{e>!w6D{^z{<3TC5(Ls9)pk6GGgC
zLdfo(`E)1NvBrHPGx|b^>+E<&h|{pbiqjyHxEzIla^bB+|GKRb&O^84prd|0T<pwg
zchP(!iM=K7QebX@j)i6LWka3nNcNll@Cwo=`OVBY5Dk7PrpugoXT=ef>AKb2Hm4>Z
z-SR-nS-hSD`(6DuSE)3eUMn-t^y|uV?nEG9OQOLh!f(!m%BTQ)K`Zmt#C7hXPbj<r
zVJ7Z7ne^Le(%Ap7mId4Yv6kCn3rf}P+uP`I;sqX;D>>V10!n9V@ngz)VFwH#r=BPX
zV*ekNg|Z^NPTBvFx4{;wC<*RE=H9I*{u?-`<3W)aymv!vR#YWX|D7w`NU4;=#Vge*
zpXkA3w&-v!TJO3xZPoJT+~Q5Sz?c0qh5qt#RGjLwt&Mt@W&Pn;U1t03)f{@<t~*FN
z@h@hJ;o-Jn$Rxs=Z8=I&c$qPyoLth%XdEYA#y1rRU`&T&JpkYuAb0i9w>6A?DK|Xn
zXygz=Yr8`JeKx<}2U<107Z_e+dk9^hJ><9SsTqwL-lu=VKi}hFHf_P=S17MjfZzl^
z*OO7WEUc!0(IKDOny1HKOmvpM+|thSLsqcd(`nxldCc%diGHc{a!JOuYU%EbfcYZ6
zv2ezol-%8BEbd4BVtw_1BUVYHEV%c%Nfqs{QI-Yr#awp6-l1mw5UPCHbPQ52LA+?d
z|1RF4cxXv1ZQ4?4a{B?$ZFZn8aiWg4H%9^__Hd#lzC1uY>7o9^rueYY{t(zcYDPxi
zf6waxxlnwfU_+nje_SY%{m2*7OmP%(Wv>I9j=bnzB`7BPa-kO5o+9O0+EAa?=}MNN
zXSy8*AYL{QnbADasBI`(HgJpMS@>NZ!H%@w?HuXu7Q=y0R<Bg^GMEY0?HnJdYdqVK
zQ6apik*?K<+eIV7BrU5*(Qm^-vyuI*CvVjXh6qA5L9@ZxbtUZ^gcDCM>ydXej9=e&
zUtna01)xomr%5wS2BsScQER|9n5OL=TPmod+Y|j38X@#)d@p^xFlem^SAlp{$7tW>
zN(V7pi`_TO@DHI47Xz83$^erNfUhZjP89p6#N2^cNULMoDo|YvX!C*l5m8C1FwkF#
z!NBJI>$u5<?xHMmd$V3v^Q_RYb+?vh0s=84vfq`GcNrg@`*doy45I7q1tf0o!H(B@
z83w`O9?n1HlD*QRb+X9&MTMMlnL3uZ!v$H2xtz+6wupj3`<4AzLjMSF_~zwy5fiFj
z)8Yn)sN=Ple5**;rsax+Siut>AvW>_VwlCqL!TtqGx?@ftJeff?GYp>2oYrKD7
z9n%A0gcO$uKhY<9m)Y?IQ-Ok9ZH~p56c;E^0}^u{lQ$kAcz6QP?YVK+N0}-%tDi{!
z39oROC&DI3y^PUwYX3Yrz9`>trOutIV(eevv9%_k?u-s}rF(HDK86FG@RVuNDg^&#
z&fU`FnW$qhl2cDej+}*XNV)*!AO-tA){+hT2fVV=qJDJkewKMv-R}&U6V$xEs;W`7
zWenM8KY1nJfx|3~od~?@*VltFz}_V9bPwC+&rqS-@`XBc0(oJFr$<a^{aj*+oxe>~
z6#7R_g9K^ZwU1ZA@>G4K#{D;){wp6e+zu7Hy%53uH&$ERwSCv)PP@@G1UP}>N4>-3
z22@D0xgdPWD5m4wHvyUSrbv^(D>&3KicAt&&F@`6;Ndbs`{q2EqTX6XgdKC;uuafc
zLU>$Jhtn_Jbjs*e+UfY*hdSu{T&I#}e28efHk#%*euZn_Db&ttX8Ky4o4qz_Zsi|I
zMFLy?2pHU4OVr;jwD~dv^93O=nM}1n+BdoR79hC9C%(VhWz>TGFmJ?3rk9QcV)Qv<
z>uAVE&82S^b%6COt=6t*+WM-AhXNc(RyY7g*1InqEJHqG3Pi=PGa5(EO}Q<kH{loh
zw1}i1$fj1zpDn^Tz!3*S#jRus5{;6ft=aEsU`kv`5(=6VK4?(=w2^_F6}h`|5`ErB
z=~1pCeX||S*10#T{oNWV3V(WWe8r=TQSO0sCLCoRsPe%7xEPS&zWo15&hb5qftE#a
zvJXylumEYM0|qAfPP#_M2?SVN$m6}<J00$>OM4CtVXqafi0H!K)T~mS!JD}tfet+3
z1dz0_IlOSdIzu8s=>}DQ0O3BG;Md_{mf@a*5ftpT&FlBp!<@*~%$fov2aZs7*kWgS
z40Hjrj@Yx1V=1PjX{p){JI$_cblB$Q+Qi-XaaNx-?j<^%)QNS8u}G8TW*qDwmqBNL
zu9mRwl}uk^5VF6GJ6CX{H8~PzaR4eHe9iddH7(|Huw}g}#XywTF=(lOQBLX%R<e3I
zLp2VhrCx!NJe>nDFd34Lcsxzgum@((gzsy~(WzBy6ezn#VYszc+xIYDzgI<L;}N-b
zgV$hmvPEOFIyGd%5w&k6dKgsuy}`&o@Zb5Y_$ei?ugh(+`e&md$-C3ph&ttaMe%Dl
z@C|z!)acC%v;zS`<Wu??#(LDl?rlZW8>Rjs$LEC>tw3$P%8yx#*6&%A;U22wQOYzY
z^AuwJkiId{`r$5vVM6C{H_Wj`WW#Edc`F68OkS8;l@NFgcwwxtGZZrYy192QMr@N7
zX>&{kd#~^~xQIP$c-u6yOrXU#Xtm=OX{+$;K0wlvBnxYeA-Xj{N3FWQZj~ucUyH3%
z4-(Oy6;I!U4FRafK}6@)4cqdO7>Ekt4ic-Ix$pr0<r;xk0SV`k^DU8SB3Sju`u`67
zVU?uv9}*De7`W{Ms$(WiDtw=w<UhE8DOjK~3im$|Md{*Q=N9r4+^;$$nCC%09u-%n
zAY$8}_*Pu|VFVu}Ytv_U4KrI;>5C}8|4Y9xT)a77o0}L89DJW`OK1-8$vo%HuSnAd
z$9_XKifx=+6(r`EjmQ8iU<!8J45Vx8Vq;g*H&gGsB&8(hQ{HU;UR>^w)F@oJz8aOU
z&`UXNSEyuEBh9yUVyoJRhmP0nvzF#i@<SE|l*=4*kPw+lS^*F7<_=k4oWjcSxB%{w
z1Sz4O>O!%rT@B;S-wn1ia7xuJ>0#Ec=DW@)^S6;-1n5|HZ2#)8V5;n;ew+$Onok7g
zJ*|QjZh?kw%%;T4%M?wext866LOSd~6owZpgdyX$+2^koONE_@+(MDifzrQ^a*lUw
z{NWjd{7Z)_n4snU(5{Du@#wHedLx`E#6Acx*7mJQL+gfIPfvzmYtn!A7XK&;lQyae
zld>5|{wA6_&Jz%Ls}F~WXM$!ES^wn{!y_q_`&Ndkl$vQ$rl8K&L<CrS`2O9ia{e6y
zIYbA*vQP*_XkaB0!g%D70Az;ob@`a1rK`OY3uOXAx#BM_qF`w-&z$;&f*UR_x0w;i
zt(wJtF_si)b8(jezE&pnUn-JZ^^-wco7#6g4m8vMrR>GCz7fgD_!+#s)Mc1U3nJOM
z?=~SQ3RS&9_I3`2iXLXGp`yS4`5(os(CrWAmFRfZ_T7%(?INprFkLXQAP*D9GF{Hh
z1ciT^@VP0y#P6^;OA+jHWRx-GOa`Sxvm!Gb1r_W7{?jaZGVO2(xci6HPS~ku?P@P7
z@3C2_D5}X=^~u53ZpOxHm+#s4I=lqO#&(Y{23A0Yw$S$O0d+A*HR@Kv5RP-NO36-(
z8QKmZD99gTW=tO&+M)|Pq-MD*_|JcE7$)L54>j$`R@9vCD*Wrp!GCe`7h6@B2aRO8
z-R!fZG9C^4G$+lZ+^s1K=y-7xefb~k)H(wQetY!MS_)unriHmXKm@g(pE;WFaxzJQ
zc=^$Ca(Ea>+jXv$_C|9Wb(z`OKx|tVlBIO%?Ae^=)!7>DXb88aw=p}L91TNqx@Ea6
zQ(IMHSyVG~0_;A@+v?Dm+nr5h*!iy0@Ozjzj~au5GlRhiP2Vmj;F=UwXECl-dx!5`
z)hRD`2SBbG$HQnobVtK_UZnrZ6Nt9}cLNB;R*X-UM>vB-;WRvIJ7vOYu>yb@r&rVQ
zRJk`T5p{mv=xi`?gWT9~vNtV&8QcVFm=-#U6CaX^(gE|S0L4L%+fbL17#TP}$;2US
zpk;WW20AR%f{Rl_&(wUa7q_jN;}IzJY0RbqI*NnC$^<aforLyQ6p`masAgl&<pTM4
z#Tq;uTB8D9CSc&dj|sSi2jADAX45|sQ3A#BD+P%HQoV**@D`8a>@H{#U_XmBX8629
zUpK|s7YUCdaE|T2#ow~Y*H<DpOmfkyf#K=cGx=fQ0b9EM!*Fb=!NaedNgAsT5fN=e
zs3t+<8;r6s=>)9Y0H?_VkH^tEjX0A)ojnSW_?0H|5vW^QnV3wqQRc!mBPSb@IoAX{
zbm=5uKHOH7h=~o08@4D8Ok)1;+}1SY!HYafLP|~9n7?W6(<y5?)P|N}_wU!Fh{#Lq
zG&JdU8Oq;+;6TI}@_~j*`&z97<z$jG+{`Y{sZ7Ve^eAI&P>WJ`#t)TM7dOV`j@7qU
zZTFCtSrcT*rC<p4E7KPUW*dUi7vOnIuqls_jYixr(8JcjT&OyxLU`Aj7Uyuuo&LNS
zp9a%f2S^4niF~|p;IMlY2opOAXHBRMiq9Krp%i8K2RdB8=nCu1hju!0nba<5iB}vJ
z7K7|-4%bDQ;Eqgte`GPg1hYcfbFjx08KSraspF2M+)m8C>jZa7Y^q_6G?(vchVkQ!
z;N>mw>}itL52}oXn1l-r0!RM@nPbcdCb*h`qkpYg!JR<)^u&h9ZqwwGDM4l^_=LUL
zaGe9~<z1#HF4vRVnGGysm_yEZ>*wf7xxa~;yuV;I2$%l*eoenOnR|>K6{X`Z18;qM
zw3s5($Lk{>!f2C*O{k1v`5y2YzK4<g&(yGijXFUevJ7vq!Y1*0y;m8a?#Vpzri1~p
zhV=f3=<*!8<!MmGr5QJFs#|2(WG}PgqcdWRNH}DN6O6ps%?;jcAyp(;STFN-<4+sf
zj&_a?##Ebah?nh5)86(4I{9Tb*7JZ|kS~faEkh{$2yj^P7S>}WY0Gpzvsqp!i-__W
zrD`+FN$J&&i!(I2v$HDaUyVHl)s2r7OoTX6RxcZR>2U#EQKGq}oxbq}oCxn2zEl2H
z=l_U<MWYENM&9s9>E5^cox$)EYb5~ZSDnu?2n~YR|8`B2O&@=?R0Tey+|;5_>v8Yd
z;-&)8Ve$jsFFVlFO9FN;gKDo(NoA8iAl}hllits=tesGu?!`e{iJw=EFsvh^*y<a8
zU!<V+|0+=w?90ytG4x05^Ypuc;ju9z(bvlV?P+7sxwR-Z1u=zRVmjF8!X5j5ES2?}
z`*~bH$^XZ4E(KRxauJ^##sszsB2r1?MBnnNFEfu%^d#d#;D-@w8j6t$?QFUd>{DD}
zii7@~xcnl{Z=H)cIX%;fWYkCpJak!fZrFr(U94zEnQ{y`_|P7Z7W7LvLZA0UQPdc5
zg<tNt{SrhR#33)b{WL|BGqa~L*kfo9RigO|x(VZo?_a~0K>X($0g|{N-VVZmFIW$S
z`}pIFkH?+l8}6-lUE8f4d=Ct81D#m67{Qjp`!I>Oacap#j!G(Lm!AEEKDYwK;&c`M
z4f58obRrJbAd}7f?;DR}Vxq2`X-WOWy5_@bvNrua2}$I#T^<fR`h1hyS>fMC#O8zW
zV@is{5V^-P=p=aaP`y%NK}I0XPI#Lkj%c#C<{Md3*ZXUSdwzqK8Uz=_U&qfoUk`=>
zZw;@v?gmjtp6l;L&Tgw$V=N4IX8NIe<LoZfk<+g3RQQOb^#dx<I(nSlEI)hqfA00~
zyfE0df6Qn{*SBA9@BK;9TG|ri;>B8-b3u`P=9@zf8Swb?Y=pUO9Tqh4H0Q{xmZ69I
z`K9qc{-OvNZdAwu)iJ!(w)+3fK%?Ki_QLLTe~#h5%zVKPMy+nIcLN7O;o*S0k0Gr*
z{Nl+^jqoUYV+?D=-aNyJV^nb1qYQg}5q(GFjs;NWqAh$v6}UVq2zncrP4Osdp#lsT
zCFV%tYH1Yttbu-@LHlVna&<TmKts^YDF?a(o&o};ecT)S=Y4X5{=cce>G&6PJg{GC
zEnWOFy|S%>-(2#R>ptdggm0L?gt`r#pc&)-2Hk`re<8nmI|&9~KlJpmdBtulOkodI
zIM`u3Yy4_-Z7rAu&(e!`GJ*aH_LcLL7X_D!&siFH*2ieIsf$Uri_nhfS3RWrReVA5
zLa4#oJwm>HB?lIUdL39Mn3QT0BCTMi@a*M~xm57?<D)th!B)*>XWFMG0kpdiOl#`D
zem{k=kLs}um(-O5JT|{|THGI%!u%C|&{)|A)c=Y&RDp60`(HhbSH*o(+l)Q=u*i*&
zpHHznejA}gY4KS~nHtd#QJw{RZZ^|Oi!X=uVk+1jC~Y#vRbpB;@00I^vXs7YnYIho
zVRkPC1y84k!q*l(9mosU#4js9<os&u7K`ou`V6|$u!g_;884LBk`$JLh%l`xbimqQ
zmvn1?IPv=L<PS6WKTNj5cSh(59dI$*NX|*c6#Q-L==C0E;Ns`*YY_U<u7aPu*c{^e
zd~GM`Y=bQZ<+AxwB>2=g)-s1^6wE=rTZ!1JTSR%}HXpQc=Nq|DoNyeEoG;S)(k&yC
z`rDS{dFuq<utmYp5zW>^NBr^}L{!NwY>(m#AHe-UvL0VN_Jv%X?TFwrXx-@hrsaq@
zMQ+L(KrX_bhy-`8n;Xf|gE)Lo82`6Uo61A5tA{+({53o7G~@1Qq(|M_BM>FSD<JtP
zLEy5bW1jm*v68Ui8NmzM;{jr|U-jy`U{{q=)lY^!4Wyhin=`h_xM)O)?w6t;Cd5iN
z?^Jl}EOm}MVVx=SCtDm+6<>}pfA`mCfeQ8ECp<P6JArlX-E~Yo@aked&JYtA$5oA8
z936ZVNSFNhz+q*CICtf8(b2^S+{3P~JZswIK#}eM#V8HGc2f#`1^<@&oW(iI_s)`h
zn8zS%K^X<hp0?Wsotgp^wi3vmmYFI&LaQKoc7AtKyL@Ucjn+FIRDT|bLCUfRh%bK3
zs%1;0nP=X=N{VpPEm^MJz2w=iGDW_+EZ9CVT#Dm8g-_T>D^d2LeI3xN@jlSb=*>!t
z(=j{O;I_-?jvAwIKi-4>YPpqX)eQ8;3X?&Iv;Zw<PvQEBJ#w~<lte+Abr!kFxd5h$
z7bV6u6Z`P&j7xvj&!&%NX7Co!#n<%l&YBj%TSK$KmlV=z__mxP&HffPB$jNl-t0c6
zJF#*kRayBGc`dc4wI~?uKT*RxE;bt+w{Gxvy%dN_KPwyks_<Z}di?M{sSQn_IcQ2W
zkS9l$WWUQm@;+&oKjn7;8Y2_6SMRolR-Z3*gd%~_Qmc%0JR2^#O=$JDFpW|02=^Te
z3%%7#p7PEMcL$<%_sI>6Zt7jUpp8S+gHgbEs`jV;I0cCNNK!=?K$3QUkXu?}{*K^R
z`P|+=>q?%zD%vknyhin=Z;g$6vmILWJ`6$d^5aB|KXvvZ7KS2gAGy5W`9Jos%Ai}k
zJ$yV^v0UFZg${P}cC9Y*D|cYQ8~nC@CQ(d`uSyyb7ge)XI3J;jwg>z6Jux^oCMk}h
z09`q%1oqErf*D2mfC+l{4GmR)XU88PepmwH=#F+ONBqi|OXOYhr9s&trS`tY47L~U
zekXKx0q%7IYpJxEg^BynC)rkuYmMi7_Q!3Ff&ex@ahD+O^HtT;+w!9LB)U2%c5#9D
zytogU3l8VWJIHr62z{V5evh#}6@q|`Ab4N(k!M5lFH6N=nP=wmUp;|3oZpb481dV%
zB^e-FJ!e_7y0~I-o`$nTi2ZxYexBs^FAhXciySUsIbf1yb`$Wth2vp7iLuAOK3}Jk
zd}zdZKKx%>>#`odpo%*0=H;vO4Y+v1R<2de@`J1`R=1f|;7EUm&GlylmalO(OA4AQ
z@ZIq(<7Wg8#PNuw<1F-|g*i^TM47(z4)eoUV>*|ad1tBVtMtm@tF^awbD+6suK5Ii
z%<vU%hxtWLowxd3+!xXUE5c5S!puQ^-YISqMrD&X2T*G8QTN4Ct&N!g^%JZx*xrOy
zq+aCqalxw2Njc-m9#g}%Oj2%D%|s(wkKJu)RSliCZH_uMx?hbfB~atAT&>6|3zD<J
zDOhEQ#VcJS76bd7jWd$-VXitto?B8@eW0%@OFr<E<7wmUZljRJ8<OI|)Jge_2}CPk
z9ptB~2;<U41DMxzAg%rWf*Z5D>?obSD>vnN0;C4f36RtM>*lzYlHuv-NpX1pS|@N_
z@Pm3m;A_7T+)Hf3v4`|NDIK^XV><T}6d`BXJ~r;mk_zIHz;kak*+`?9LE~um<e?$4
zrTfx@G0B9|@6Xq_PKNy1KK+b4{Ue~+-s@YDW=9h(NvI54FdY;AjkUA0v&P9?YXA*x
z-Q^J^U*L!w)Yp*|*FohN!vgZj>kBPol4<G*)WeB&s7>g>k<wg-=baQZ^OKL6{>+Le
z|4iuUAK_>l83E?hO#P%4C;f?Y?Fr=AET|V&-H8QvuRL4tTglY>W?4O-(%Au2a;BJX
z^qK80=<<e_;RO#E*^`6NW4R`NYypk-L?5Es!V<sg`yXS&k#To2YOm~V?V36AK&o@I
zAU?#c96+5S3se2Z#}`{Z7#BdlFF22a$DP}+`HU1o#~p4>)}N=u96Pe>Kd#s>alW^R
zTwHl1_1#_}>tB0z)mV33yVM}9JMfnckQg*OC2<u+YcO9J>+ED}U-LS|w@Urj3V_W@
z#9DDk-&%RL5{{kg8DeI0$OvE`9p9aC)ajbraBJ6FInsAx2s~_V7L+^6<h8baw2%KX
z-#gBBJP}=p4HZ1NT)p#cypbpzQ2p50_Om~b3%ldF?6`TVj_F*2Cf=A;vBQqCy<A5P
zaWo`E3`Wd946m{R5@QWu$|n@{oFqLiDC6*xi4GV-%{rssL8Oa!-A}I*{+2QXs3OBe
zUFalJNk21=I{zxkBqYjf-rU@3Or^qWkOs0lS>N?!Hr!cFAWpl~+L3C-Et{EaigLs6
z35;I61@eMp8E=BHIBtfkGi&?FGNLRDTlTL82dFb^bhzYlh1nfa^!Ka$b<_{(Ilz<e
zwW7rx(V;|JW!cq_VCG%etXNp4!MmC^>YwrFYVB~9!{jT>vRYI&5@JnGAWfBX%^HqI
zcB=1g?EW5db!K+htr+pjLwyusDX?2xS~(m~m5)5>dx47qMnnJld24KBN>m5;T-T&+
zoc*X;EJm=*fU+e+WRzBfbqKI=Yibuk$H8laSOv{^`g(gO@YbJ3;f)%LD_$$RS_<iV
z!Xe%`zTLlPc@OkKy}hYl+sYercL&_J*wg!OUuS2mA=#y}dHVy5Gsk2WngPZY8_UwU
zy!iC?dcWuGP&D&$zq)qJ@ci34I*Y^QN%uB9$uYHtvPs`r<~e7&PElSV(8R^NLE1i%
zbqo24jo~w*DnXr~Ued$LP3X!4_b#&mH|&8+Ny}kB^wxz`2`Oo$Xu!Df#W0dLqJ3~?
zhT6iyP8V+BeUdcshp~S?F@y`~5bDr>V_SYrdTnYXFi2vV*mYtoPi*j>iQO{kXE)^U
zujmX+znUrIhqF>{vb)Cn+2FB31!hnZDK%4mXw-h)P$*eUZ**+IG-lh&)bwMi4o9kY
z*hq@bGTLh;=_n#H`+TVgJtHu=T25T|qTRriPWzy>hgM6?{-BytMy3??c5!&&G5>?p
zCfbXUCVD0W8o5JpJ`3Oq{`EzT_`(?{s!~{}AHaWxOzEc;xi(IWV$CU>!^-?6-+|Bw
z*I-A$UkVZ3EyFDF*}_t`rRbX-4nbo+tnxL=gw+3qj`w%Gi8tFT(Xf8Omc4SujwBWg
z)$PiPyF>Uy@c_OvM~mYpBKPjbm<>mdlaYnJjQ%ws<o)`_h|<X-rK3wdlM~Y(A*0CG
zLh3itqIZzpn#B)mo&tud4fl+SOxn1@QE19)6fylFFvJ!@{y4O{XQX^8c<OjkKa!z<
zqFZ({%BD+~s9z3-QjC|Gw=#Gqg{Xlcg-g<Tmv8%r?$)nAiLL~_vF0U25Vke!t)>oF
zMq8t)8upmHNU)&fFTssJgf4>(I<+Ua0-o^_3h*33d1)N>-~76oFYI@2K3%Z*j`q8n
zD9f^3@jCOOD@uUhGEGmdG&N|NOiE9iisQnln>SY`B%JfJz7xqc6z36{CAbV_F7E^X
z&KtVTcvLU~+9$1<_<Go!wcV<PAj}J*0oOh+a^-<d?q<*#MLzF`-?LJh@M-t9@5>sh
zAW!@dgk(fjAiJTgLvKs?GoQWzL32HJDg1qOB&K|WW8EK1Wo@c8#P=7$q>NXA-xRYF
z1-IDgW9x&})TK%HL^H9^VI_k{Ym@S72`{UzJolT$mIbi#@;;MCjEy#EnRVt3V>ji3
zvYWAkynH*2S`_c4ro?5~P%E&NP^HKN4Y?uOa}QEG-AFRw#0>MY2F(E;@igoCk!5+v
z1u@iU!O$ZE?quVfhyzpyX%gDEm@&Utnr=I8Wd$TsJlY%ZCW~bb(tmq=;j{GjJz~|z
zD8vyB!Xtm(FPYw@RN9@y%sqeUf0KN5n4y^gImmy8=9UPw+qBH&d3uJ+{)ThoAL&}G
zykEs2gz<J6i7a5<hof{-l+2Y-uTe^sSuFT=gq|3{t^flH_DjUzl_enT`X?@<f8%Q;
zg{gih_GQSDo!&B!dIfBfu>8WaakPGkkwcrZ@GXG>pD0jbYSqgzkxL(1++pEcl&=<u
zKzg7-1CtT&8nfeec+j|G=lYfmsQJ4+Y18hZN|ON^MGA`WvH$KGWx`e}rjk*C8Dg|p
zgiaHje5EHkvG12VHq4}k8@Ge;MOo@FFW_1k?|m3#*WKl2^au~M|4o<{<6*vwDQ+|-
z-u6T4hCz=GMt-qpD{xF3Cz}Eb_5(93+fjRws%;;J6YO$X)p?nT5-&SdhTE$x4)BDj
z)S9#GF@^OE*4{~2p+6XH&gBir^>}$So;jPg>zqB}_o0(+0i~-qijrI5GL#P3?OzW(
zhw?3;CUKgQuxIoU^~ZzE&<Vxcx{p|@_)WIZuI7lB92v4u0l)ZdzfKeTvV6g0PCG-s
zfu_Gz^{bR^_5QJxVacmR{ZuP?`IXyha85s8ktx|ucqyiuNIW)=#;ioAfdC?{%2gPb
zw0V-T=MIE5x!QKSyvp)1Unk{;))$osbNP4PM9L_Pj$6iW`pJx1jWI@tw>X0vS<_bX
zD|~TzEKH}Dr;lBHO8DabBgBYPaA`#Dp=Z2i^@4mSkW}#2rr8$Q!9GQsWf1wRD@CRd
z)-DTtysj&iheix{1RM6gdeN#|S8Ty`xbQhs`_jN{T)MFaIh_8uvb$tnicExd1$>2L
zhgZ~<f(nXHEobPJ!oOsAec%u1jd92Whp)2Qv_VG!t}AyuLZI(MEvmumhu&k$Y4Ub5
zpwR_8R%|HaI7>yz_~7~<=5~WFr>4W&28rnzbJSWweu1X}VPNqIE}^giL7hQa{^Lc3
zw_SywFUX4b!pHK@4N^?Yj1Tx*GUt`PUQm-@jki?d{x9}nbQdQ2cYIoC^|gZEBiGNP
zy9Mbku?zAMY6hnwd7vs6w5JIA_yi%GB?l#RF@k5E;2>EeQwYWn6px^VahW%U7)GD%
zo4|~5gf9Be@bFsYg@)5Y+UN6$tIM={N&}zhd4!y=7{2PoYzT#a1mrs$-;d!CKr&6!
zU-ZG$Nd;Ol?dKjg>e-LM(})N_7@6V-viPJAlt9y?pyV^&oIus|p~r-VSxE<kTp)uX
z>UAW}>Exv{mZ_-2Z(rK?F7D3D;25{VpZnzq?i(|M%i53#r*i$g_pE!DlGi>-B<yxg
zwc{cjd^{Tcy){cnB^OLlEyOt)i~!Nu1%rE}qhk8)Wr>EWyHJyLcsEs@=W}0>bX)P|
zsdqb{q4E^1%IT6%s?zBRO8c<C-VgM8H2nF=?FhLp14}cZ|8trUfp2gdj(Q@2q8ak8
z{J;R6sCWUMkIM1AOQ>-A76#+V#Zt*T;dxLSy8@%Qa}KG`Z->&w=6Qwby3hCYa|C8|
zeWWT<|2^M)DMP+ZDG?^))-}Rjtx&HbWWNIR0rSwg_x%IJo<!3*O~>c=z@~bM_PMH<
zS4st}r>O37MHj1VLVr(ivQj7;tXsGOBMP<@-&ogb8tu+H;HQ%^_3rn$&t&V0t<;V~
z!Gt<%X-atscg?U}Fwid1R`w`Zvf6UGM6t4O6b~nr*{kUyoB3O|Y$Sa+EqvVb4Bt4Q
zWN~C9N#h@MP~J?1QN-X@Ae^K`s^{8eM@EJqIp-W5$Fiau#!Hk{I>m@;5(76+@5J=o
zf3~l2yIi6S9J}}w@A86F;Oo*^A@hBF?=L^J(VZR!zBH;0d0shj$P;`zb1>wf0W_x0
z=EGS*HbN`7k)IQ8HHJOZ;~aR8_vY&^FWf(D_;jNTS1h?!ulFWhwwubELheJ~o_KnW
zw?mMOUbt8w<*-*mmnMOsvC>r)U4_+t=T0;@F!LHV<rD6q``E9(Du6RxQ4xBR)F<$p
zy*x;Di4h>gee3)-%ud+PnTj?R+1bTS=DVLdt94@6M^1+i9Yf=t_mu+U+S$x?TOG^k
zGP(rBD}Req<h<v$08;lC)sFK@M!z{u&H!_3H8$;e4sCzgQRQ~Xge>?rkK<b5F<b{}
ztk#fRN@>KzLv3~;G8!vmHY3ve{Tf)^h3N}Mhk=J<rN_%l>S>|j&}Rm7d5jfa?pf(H
z1?b$Ab)?<jz^_LXKN-DmeUHPKaXw&14Jv;Sp7L!RLrnDEw@(%#Q%Psu#1pgD98M<$
zKJU(Xq0uz=v0a;G=HXE#FS7L;4Kj+pfBW6(QsP@|ZV5wY*}VLOO0CF)qANRw8wc+t
z6Vzm}i{Hckw$+fR5B=PQ<N4)SktaCssbcEvIooz1C?GPl{#rXV%ZbuvXDt2wiZL*^
z=%Wdl(D`otl59!tH=jB4N%)LTwAUO{RrFr+lu1;(gIP@e+r%X-c8lq4`r&G1Rj@tl
z!?U^xlBCXdod*Meb-{0wazW9Kx$UXD;1^n8jN183dDmE8MkCU$33AL{{BL$qD_LfI
zO_6%-SmZs@0Z<bd>?JmT2c_)AM3VA&tbTD!gm1d4j5;tHSc%1qb(vnGvO<b(*pwm?
z7kHJ2->&XZ+_j1>lM*}swuMYoIK8QiU1jry6o`<*8X`!rSu5y#>tk%VA3bCz;QnPF
z%XU4Y^z&4?l()WAC)_0bG4+|>;Uqv#Z%^m3P%&Bh(UjlR1Ad0N9~BSqH;?)-=a2+l
z<>ZI|@wNpYBr=jDNnV2PP9h^V66|OUSFy(#DP6=n<dzWQ#~R%2O)00yR#@$KqaX`?
z7Pk{@-C~mxNOJ#n*Peyr!|{>WZ|)@G4@vq~6{hVin7=?5JcVrtJ|#xX1{r)?+I!U%
zWMfoU@fU;Hx1>4EG|xqx%3^D!eJqLL?@b~U7D_+Wtu?nA-lS_nTF=}A%WlXjK)>%T
zIjP=#bh0Jfv9DHvBUz4!Ng&B^SSgZn25mL+=`$>5syUfQ(#$SpD?#$3XY8hE{?3`!
zyA*F(K3&PY^zE7lk6zKpjHd8~Ubq-$R_BPNwf<?KmvNpJUF4cZE=9$L>a!)Hn;ld`
z7CYe9LYuHPnugzxuXQ6M1ox+>7kO0WL1Oqs+;?rP_d52-VDrmkk(lmNdQTy0+>h8F
zV%1(dHAbtp<mUiE8Tg~ey;=VofRfO4gEs-`jyZC62<~(hIT;C@T37CukX*;(z1GA!
z6SP%k@L+}p_VR=HrFd2xsx=SAQdi8>ARZcOM2C6}=18}REGniEfxB3D=No&gmq$3O
zP|r?Dkvkn$t~e)u4f>;#?$d|ET895rz*@{TkCR~vcthn2>7X^b*3cWk3+t`WBX|3e
z-OJ}793Oyqv!FT;#3jMPkglh{jE#!IGmCw!yzh{70Al_+&j{gg+fob?V&Ndz=!#6p
zh5D-<LrD9o>xI6H1*NayL(fI|YuQAb%csBJ=miZ|PfK)OPM3X-$kw5p3Qa1FP6D!Q
z!XUQ_`OyEM4+Rt(PhYzVnUYiCd^^qfU~!3c#f~GfQEC9~Q>N_E=y*R;28CFzB%XpH
zLwQs|ix3s$<(}7NsVbuw$siRQhA5JH7j`MmZ;vznUb?|tsuIzM0Vhjw-k~Seh`Myh
z>M6q-dgn-fk>6GuS!5jVP70`J@2B+cp=tz^)*fndHKVzFe1lag!hG(EzL45(ZtKiD
zV}mx1?lc4OD4@<?`^~N`q^DhSBDMVle%Ph&N9(z>F&cBA$CT=xS2(tiT8jr**DYVA
zqPXt=e~(Kw-xYtMrkz{60j5OqH}wH-X+cy?$?m@7A(w89m)(km#ow0&=+;6d&c$uY
zB-j_d3uBDbQ<pDGOSTv9;|XlL?~E{r4!E>rH*1K3%13V}doL+rC=746C=c3Y3KXwx
z{im6}J^d+Y<@XJ|f!Bfi3!cw^FK;ubVC=_Uo`-cz2G?`ru!kKuFumN5j6bUTG6$##
z5O1G)$~Dc**0XH*$>Q`k&zoLpi3;YMC6WP<m9ur@DC&9|i)weO=n~GAN39Ylglt~5
z#<az;YhK4<F>nwWOL&=@tBi)Y!ILfI?gIJ*Cx-h)Zau}^^lz~|x>eX3asH{v;XN8m
zik^hakkcmniK3z)@d7r#>#p;@ym>$3Y+4F(l5bj11bN0TuCbnS(2i_;Rg~h_e#8=@
zR|tJ$?7TeAkYvL;7TDzF#hRD4Cac)o_$j-(xoHOo<R;;w!KKRd@w)Gwwjuhiv+he|
zV`s;C-%Eh&Lzm7>+zY8-PlUme2|b?D{2MwmbHa^CQ6U^eB~r?nl$S0&dqhIP9LmL)
z{2r3Nb4L;f)WpuS$J7mjRVNSc)Z$kSLsda1Oyni{K|6&cbREM}T-Cvsw=n4LQ@pN8
z%mLg%UFVk9d~@6-TK+ax3mUB*#L~Guc>R=mwzlG0oYo&s`0uuKD}RCx%Wc1Tx2@}p
zVU|#lwPj2N>P@I6kPbUF5z}ed!mmv<)h6r0hj8;w0s5*BY1WWT+OUZJ9l;$<*7}&w
z5z9~;%z;77X`)Ql?WmKOM9c|VRmjBV^Nwt<EtWa+j8|-}w9Mn}0IsWTZ79^uIWt5*
zU!IwkCPYm(&3~{vi31StGatfe@VBtfL}nbnmml{R)NPCQ2aF%zR88*k+<CFx1Vo-4
zge=d@%x1u@Y>s-3^vOAqoo|lv(2`lNWB<;T`PvH|sF=cw!sW4~B~QYsaHx?H@Eob(
zJ=jM)L_~TO<|$bGdQsn9L^k+&n#?E)x?3>JXb_^<tMxdMR*mbIWG*0=f%0kb%!By<
zu=mzqZ3SPya7(>di<V+76oM2er7gumTdcUdq`12T3zSlzcyTKPx8N2ul;Z9h+$BMR
zB?Q9d`#krT`@Z-61Kzcs^TSzd)>*UX%*>vdJzG9|V&?HxVF8i&zqg+Mkr|a5z1sD(
z@f!udF5>TgA@NZu>B<7vUi=^_{Jh<@y|yM1&cR`_?w0t0%3EXn#j3Ifz`X-nC_VQ}
zT=m`~jnlHe-gK6zuL<@Y(2pLO<6Z&31C+W&{pPxJq5<abEvD&yJnt&;iNIRdSiF|m
z{7ed<2Q}&IeK!~QD}%cQ@>iquN+EGtfeQS^bwztN?*Tfjv<bR`ev)HFZhF7sNA@O^
zm2DYeV>THR%6!5~<%>3NEhJ1ngmtR#a2Ar^zne)+vi%_5&)4lqP#dwJ9XF5guNwg+
zuuy4NmSXa2I9c}N;O!U1Nj$<F%*2(?)ySH<?+9)DRwvU{CCk5kYdrng>?jaYd{@ib
zX_+XD$x5^vx5ICrx9-IfHP0E?c<(R#ExmU@n&7-j`9itr-DNs&S4Uw<mxZE9>A7;H
zTHi+Uz4W7+yTfbPM-)UYsRIti4hEt;t-QKqRZG}5sWVu)>9kEa2Wz1i<VxC#dB(r*
zufJo-Q3m{6I`|&dQ$GW2+t4z<Jn2^t<A4{RzKZ;O-p2hJ{ITObj)+clJ73J{>r%CM
z^^4#Y`VO8FhK~ty=;gnSx@{B`8MRahr_jTY(2;;|ypoo^Qb{H3-G_FTd}ORN*-RWs
zDcd#cl0SI$9iDNkx_Nn_m2gd}=4kg&=ju{zm=NkipfhVrL`-N;l786KGin|DB<!Ad
z*qOP8^yTL}0DtK>c0N;d(kR$g2*mJ!wB_})=5N0in#%FC3`0pqj{+$+<zz3jM~=iJ
zT7Eex{7%~=2RwNq^rd@z{Wfqr;{3Z2Mf@<NF}R#U>-_?e1@#!;H?2@+M$=YC#iV^h
zbZAij;_v;x#X)$XX8G6~6u@1EMeC@!4b!j!?2*-U$OgmW#vyMAxKtVz_jNkaNdApN
za=VB#e?q&+j~a^4*BXaP<+ks1xI)1Dk>@*7WCt#ua7G{aantYrT~VmHf40eA)CU}0
z*1MAaRc<|={{7`>*R^vuJ)7FgSZuRqi`7J9;&_Q(f<VD+$@>|pgNAX3aNEVRdowd~
zc%si6Du=mXhnJ7!s{z>%?L+HQn;&m{!SCt)3j7QL&-1ROp-F;qYajx-iu|3sJh$%O
zdU$K}r?6sK@CRP)C%10-{knCF<QCN}Cs#p`wS%=AubZje?OQh={vQw8(B6^0`zgWh
zDlCYHN|qSVB(u98|KWB|+_SsxsS_S!M8Tg&)_d6%Vz^{+_ksyNmKNasv!3+H(HPsD
z`a9XbH``ZGDAbLOw|!&M`@N=inw@X0PQ+F}&O<cK4zRYU10xsQZIAh}he7L!HS3fX
z<c(c3Z9FeG*a2g&t7CxGnZ28*ShP2y^i!7=(W$i4Y>4-}uM|8hwRg-}pV(~xu-5RE
z+pECGOl|Enp7wtT*x)-y8JDn0leQ21jUN^A3#vuC?vfh+ebJ&C&Acnwl?LQonVo+n
zHLyuj4oS<QmP-35O4s<@v19W+B7LykQ<-^mv)5R--&8^6!HI6Y_s1?G5;Af&To>>C
zrOm6j+(S2qGGZgqjKM)6-|w%WN4JiA*-c!H{$PV`qFDTxx_mBveK=sw7l`J6qT;z&
z{f?e#fx*z(AeC2Zd>YJ{Lh;<$@h+@Smt*`nlU&ZuB+Xm<*K-AjQW$}7!6$FcaS$@b
ziau@};4PseNG9U(de+DBtA`n-dn>1(!nxTuj_M`=ux@!(xjn=bKop5j$@&J-^S1hO
z#-F3AN@ck{y4gH(h3FT3;5lwrM+33e9;Aw|hCKj!zAL6t+vg$iH@>q-%6)t&z4b%?
z_F}`!f3kk%Bf4cW#)5Z6Qvy~aIwcH<x+yl0Rx2yL@+_V(ank8XICS0O#g0UPqht;n
z<l^d>AnV6ouUSmGs~lLnHb{|vf;py?1+ul;xdl76!P!%Ws@D~2#P2yMGOHX`eV2_t
zs!h{ACT1U$gm|3D%sOpQWK0ni-SIEEJ~_2ko+t=86MO^uXinp(;LUz_R>Q}*mz@h1
z{Th1tfQ8XW3mEZ%vRmFb;x7%k{|;sD(OIwmJiQ8mBTv3V1h1Z1bMg1_Z?vp2x!bc1
zE$Hhz=OK?(WBpgx+n=xGF-%@}%!ZJxqwc6Ge7!7E5+b43xnrliAd++<Yv}uRVEYCg
zmy7smD?PJY?71Sy;K2Hmf1F&<m&cX&6VBEo#1$i-Zdl?8<MPX~C(O&9=^~jB60Nd^
zcn>wP7ZA~FS!H+r0ZBZ$XY=zfG)QJU?i~Ti9OSmNr~1q=#gPNz-R>Y}CF>X9YT>~X
zrUF4lwr1#kWC!fWdK~feT2MjkWpy9$30C*|VFuV5alKX`i;+oyyvU!x<at`nZ{C%v
z8(mWItK7-^gj3O2X2TU^UAo*_+@N*)p@rdWWnl65Z~63?5^ZgOUhm%exHt=KzVS$q
zefj<IvH3?37Hbd%RZ-Q;Vq&T}kj2f-U|ZurCZ1cvr5guGf#Ts_1mqS}_B3L}cXR^q
zgM2rRI`&Ekgz8CJO>;J{2So=ESVyl7FC8P{<|6l%>x)lCD6Rn2XY-x%r-6^wiAVf7
z=ETV_^zSnNS<14y7TtD~7$p=GDu;CmF{kU}KRu+_^LK45kEWw;h-app<ID7H=E8^X
z39d+g3KmK`I#fA?{}fTPKbkkRiUhCOM_S_H6VO#5Z(n)Q&SQx~Q4r4t^5QP=7R$*a
zBy)!BS;0lekb@ZLspur&$v24qNB&SM$GEI<=;HDTfA8P^R=+ii?L<CJf!LwUbZW`)
z=I1%BA*W{fsS>Z7$<GvxmNs1w6yUi4QW5PBF@Bie<4@V1X_0z#8XxbyEXbMi)FPsE
zViTuK<m)N#gLz<!ZO7yJ><&&U>g**D5#+mk$dEdbb=%iV>p@Cl=SN6-@2@+s0Os^f
ze$mFQm!1>XPehT-@^3TBUr}GR<%zgywldI+6)|~Zb9teicv>>(=c>b#Udop(R)u%d
z$LjqSBv|pTU1+w)Pu?40l&um`{UKto2umODi;lxTyuOfZPueoQHS!7QcxRMvFLNf|
zEg53x^XN}^wXz+;E(v$b_b-7T*KBA7Bd<*w!RhY~BZH=}cTUS!8_JcH&xW}&;GGXH
zADroAUuz#V=Ux7HSv;TIQReyCfh?LMT@ww<2bx^2pug(l<`FiL<VesIU|l@sNb9IU
z$cR(iLi1|8gLs4bopk#}Kc@X69OKngZK|y5$8^R_=buUN((zXX+DCh=$ts7hZJ<?=
zM;T0o*E<0h<U~hHug1>EF7Cg?cOSmIGR6KTJZ(nuzFYGmxvAHlNiY#hA+^1NUG%+D
zYf`e58X;_%Aj;<Q2p5V&c^5pexjfS55`Wb_(6p&ZleVSh=PUDTA&~(>L;ryj_^uX7
z0@ov;8#?hXd)UUoqC_j#^f63(!@Fu`9+wdTkxb+Ivm)WF-1WgBwA{r`UljS`SL>if
zhX>~14l7UlcCpjH^jsL-O3)|J(kkQ2pJ(asffKYfSR2;mrS1{-5p7qj&F|&e1YlO=
zqt)SMapEs;6RzKg%Fbln7hP=p3yWpe`^e${yZ#?Zl5QUP+3xuUC6k`ji}=4Z;y<sY
z4rP~wXPIN8C5lc{62g0ZOdQ(6e#8`ideR`JT|VtxJ7?EDK8Z0QV3d+w3lNigj}m{~
z7M^WU4G-+>C&PXyKbL;X4KnEN{tew^l@smk&EyzTHmGy-llJqTBgzGT&R|g#HW?dz
z8ndm+*V)L}78jw~zc+BZIjm-tu{wCbMi3+t#r!Dr{Lw6f+xGS^qgPMudF=%hC%f7v
z)Rc<=)uSE)jEpfRDV8?}+?duq9hQWwJ0BeH^Ig0fs%Xla;AK2gVo{foxtj)d>&WLr
z-v?QdG+9-;+IHzb^IN_pDqPv3+i$MBIQkTaf5a>+<7UpyKK)95ZtUqS;Z2Cx&e^-)
zO$NU)XE2qt`*pXIBeG(m<vh*b-79+t+4q;0`I)w8zpWsqoi*}geneb^an#|hC&K%l
z9dOrP!W9B}$N2QYz}kB?|GWF8E;lhXBElvues@k{KQfMXDZ2>Pi93Ym;jXT;`2LZq
zoe5S#6Ks$Nu8#r_XYOooho8wieu~)0u9&?ad)ZyU7kfpX$yfK!=cLoabK)jXD01a|
z&Gk>z_AaH~x2dI7PfKOyrBPZK)*|_OW%j|8>Cc-_Aye2ZoD@zCLIlr7=kE8=?r-HW
zLY|h;<%#U$#aE^9{#1|{c4ETciO&yq!ZZ22-4F~1_a5Wm*?e`K$3uws8R%#^o$09E
zc6*32aKR_;#1bf{FM6!1w|0ISy}LF}D<EQoQIWllLiB(_9QOzApjj3h+)t#GKsU`4
zcYG9!g@Z%JX(7TU%R|(syW**cnXd<okeFd`Pcdf6c35&Jih*iwb(T5R)7U3V<bvf@
zIfvNWZ`T~aZ`aQdIeb5^Sl#-f5MR%p*2#=)yCI9}-0J^RjNd;pzi9zQnRR{BT21uC
z{^U*Z*t)|X@#bQ60o7YC{c!9a*s<*bgtL(Wqqf775Km*&LJT<^fHMfH_b<N(!Iwfl
z`O1JKy<g20)(scr@GW*0U(BC$&O8GWLq^?BI`2<bTzGsMhe_!rO{^Yr#>`(z#VpDl
z9n6@Xb$|GHv=d4aKpsQTFE3$7h$xOmFD4S{$s9x>3ZKso&K7WSzL<8-w#DXdZ;efD
zj*rqFyn1`{r^$;^h?$eTg}<Ytv~9A$YwNIy`K@s(kqZ-uK`l7dL<aOzp!Iy3@7$IC
zWGxD@y-(h@6I2Ja)lQbbWNi6;@Bn=B<=3^RtlMgo(L?>peYXyqmS^Xs+M=(+c4U`<
zG2=I3Q$V_<QDSGIz5>ohylW!4q5XQ}_|p_J#cux@yXjHl^S!*EI2NY#@*G+%aq>9!
z8?rk=gXyj^d?n+Csj_1KAv$&PFKmJ2o)&EUsfhQA(Z`VS=XXvjIIj3U9fYpp%B<oD
z07ll|{PYV2<Wd_Ur%C$|x05d%WTq#r`)-mI$`J(G!<#8wzE%}ovOJn1UY2S!Jhh)o
z^d!{9wIWO~P2*2{nR9*9kKpcL6lVsF4kKXd51*<ZSlDEqu(0#%8}wmIB)PgH){=xd
zO#E$9W)7_hFmmRYIEQv|@McHMy(xpn$F7V2-Jq|NK+rRz_ZohG#JWkgI?jy}mtH++
z8>g+L)QigmGPWG@YE5qC({^<oTJHp<xxoB*2=Dzc<2leU5P_d?b$RrxwxN7!2QQPQ
z9rO56dFmky%RPK(V*+Blyg+)MU@xI^d7O(OpOe0a`-LW)wRh-WWU?Q!rn>p-9Fa?|
z0hG0;`%6Wn<1#?yOA0g`gjtKG3_eitsTr<HW0-eZz&+w^2FyjsCwXmY>%13t2*Jv3
zkStx4_=0P-n4=1`#-J1Y2#@1GnU0`A+PsTz*MqCA*G4;XY@)rVrjyI(bs9k{Q$)k@
zn)-~$Eq~Sf@l|rHE`9-e$mvg}nQ!J`Sq*C1)5yriYd1gLvNHItvrr0x%W|m@+C~(%
zxne?eKe?z^i*#s+2`cV|Nv|!w@H$*SIDD1>*XmT(-0f`q)671;Qcdsec1L_>EZMl}
zaDi%#0V`k!(iooTcM&l%0wFl2*CsnXFZ>!g1WmD!!%8WJHG1^-mF1Q2qsE`1&y*9Z
zk1RxV9lQ0PO*E!D3O0ea0RHOTxiS-~PD-fgw4C?AlpNHyN$EaakP@ZFN8<hSsBXu;
zQwxONkLZdYh4U6sd=JAP4c)qvdi!!NBvE_9QvjsFGT-R(#UJ~b4Hu~&u;=2_Vx)Jl
za(+2EPVNUl0Qc$$L7rpInEXGHeA)s!YiF<LVZGii4XP*oN926{{ULEXHS>0TgRbwq
zk6HZdH|#57A9}bQ44R2So4?<B@+<i6)7wv;tljz*dbh#?F74w{yAtZ<Cs{tHIUpV6
z?#nRp)AEUocdd1D)W5o__6F4r6ZIPe8B;HXSBS+YJ6_oRZqs#3)MyJ5<=0%aMf1QF
zKj}m#tWobl<LvMvp>u1~RVhP^j;@*qi6&P_qxL}loDAVVmieIzW0r>UZ6W#E3%AMO
zO?=5i=SIGi-sZ>Pe>3+EHJf`JX^9UeE}od2t4uw~$MrA0l*Gng8m`|-OEGSM0ggKv
z5~D5_I#CDlxcj?rCh(@y@1h&5sn2|Tsmmd-pHG^!9vP=<J$m_1YgS6SH1=KTY7iTf
zf@?j)59^Y)mEb2$?WD%3?W8aNwJ%6Xhah3W;i`w*0nbaP`VytbdriDslI{50L5>w1
zehoS;-(5m&Sc1M4$6y<(V2m&heUaH8Z8Q(ot;i3FxjD9FkC51InO2eq(Ot^^7jz%)
zSA6!oz$VGq7$W{S)~Pr@W$OP|iH{|oAa%QdEaZ+9P!CH%v(E~Lcl(O&urYjX@35Mz
zm3rN?^oa%bzV<Yud`FDS%i@@H6UE=c!WEbXiPreHQTeO8>HbSmPEZN2aYLd9oXGu`
zw~)U&?}FJt(k_M8VgAqeqR5%Q-tyM?wifC;bXF&yuCO&K$C0V87nK$rsUinxHa3xx
zrMweonnhtCe|6eDjQI41%Y_l-o^p2!xVNeN^QVNzUI+KCH|5^Iqp^K7)w{#H$^5&>
zathBVk&yCMzkT0<H1;Hx5$osd<#9plcW;Y$cNXdNS1<e2{IN}T56HQILYUcGu8IFo
zrNqz7rX-IKw{JN#iQT9qsBW2=yINa1fcQaR7h@+Ua~EC{Yq$TKasstL{{5A%;WCak
zMpaW+NX&55aMDoh%|J6}R|C=0=iW3AsMs4hgPGhGo@d@SR?e5X|63hbE>`fcJS;WK
z>WSXnyQi6wHM6?rI=9I`XKsv~HXnVbysYMaJI}S>z)iLa6{9UUJ2#SChZYa?U8nF>
zwU#%%Wie_#U!{d69RUPb-%g_D@9c=@{XkBhf}58U`20rY9ehysmLO+*ztPzbZQt%W
zZqQ*^ns$cUrH^CZ7<m5ThjufjlMm7x#{|Bt6coL1j`l0L@N-{A`lGOGQR3GjMs8O}
zYrDAJw<3G|-O$72ZZV^UEDL5l7LZZD5(;1{Fv`q0sdU`0k(DcoX4X^V_Nw$*tUdd}
zlhQ50*z+lvi;-(B*uh8`XxhEt=E=@Ox&1;zkkEOwZ1TbW#~8QK*?9LjrrO$2gzs?_
z%$`oE_YJqcTA9+K1#HDRZ@g~&LtxFIWa-e=NP5`MTSO0EeE*-<|BS)^@WKBqga3bQ
z1z4^piQ_$UBn8L;?b%DE{*8@eV<SH1O&spc@NkHipL=1(S<$X1v~nF?W1s~)s|IF}
zRmUt?OyVLpCpXNF6NKX;(c&a0gyUlmVV<O<n>sDN$y;0PqT)A1YF9Lqrn|;<^ph9|
z8d3J31}dxcC{*R(7SuW!WDDrei2v-{83HiZ)FHnc%>H|Ta4|BMZ+y3=>YDvULWb~d
zZq?SupWRusoZXvMSdU>rkHM|qYUSd?YUX&6#--wzO5b`Az0rXF<xg5;k`KTBZ3}|X
zV~m5x#D9<@thI)^&QlzO!PSmN|J+%auh0NJ4_n-oJYEz`IQNYz>z|2;C)c!lUPrZ)
z`);G%ZfvRTpCguD9~{%`5u0J1Qswb}A;tOWxnW-GuEU@h??S!%D<+va-WrgtcIKPo
z+Q^!cS_T!=h!XWXF?gmk<%j=X^%74X?!`7MI2Q?*KxzAIlkJ3=rv{bw^5_y4aOn!l
zA>(B_@ucACS%FqH=l+-gMy>cp6z#Y(K6z6rp-_u`uuKtoFLwj=w>E|hZEAU%^QJg;
zCT4-rj8?VQE*Y9QxTUYFU#2A<X0xW)mF<Rr<?n*v8hh_2l2&8$=X071Qpm;wc;J?E
zoAr6pa=`&5`Se<MDyi+>_tqXKq(kA3TN|=PA@jeZw<LBb=oC$Rj~nUgV0?zFCS_$3
z?`=fX94FtfrWFn@*&<7PtD74g>^?LNi|Ps`VOI7xF_*seJ_xm>;e(;@csn2@*W;8G
zf5P;2w={jx#+}lsm~n0}%i2cp`Y?21l8Xm9XIO=EYq}^kwO=%X%`en>KobitAkaZ1
zWWJ~1zZlH|=KxLLau*(mro}mdTW+{!A4t<fKo^X!eHUS<Uu$pcYnwY_{qIrfj!f*1
z^EkDCtw~HbYwtj->Zq3nO|%zl^)@KfEMkshtVo}48iq~TdYTmA_x7U!bs1tA3I**p
zcdZc+x0~)Sp`K-Fn9mLt`+R)HXs1_K)`Q4F?<&jJeAql<R4!JC_<tQ;f0OTW0nFPl
zb<S+g?e#8lWxS6y80NBCh6>+UZ>k49s#VOSO`J@m;-{_Q=4cn_QYzOz0J-6$JUyMC
z{y@Fz>Y$!GPP71MLbzS0;NQI?0XwzX;8Qu}Gu~VTQR+{0uA3|9u7-4G<ae#EbhC{+
zoMjurlOJk*)5NZQmsoa%G9-cTYZEAa7=sjg0)0qObS^P!JN8mx9!omzxfDEXsHHk#
z4J~eu%Zke#H+fFl_4j=PIcB8ntfhC^7nJWgK)x8B3-hBRbDweRT_8<5W{u;WeZP9I
zJ9&Urw0cif5s~ZdWb_O&m00Dj$_Zm$^`YP;+ThTZPi*p4TYas2JsViR0jQT2lh;a!
zUfqMz{CTZPF4M{Ns7nv7m{uY?z%Ib9f-+|P-OLO%zn6cq+uUY@eLlyz1CNopM8>aI
zX@P%qJF|H0gD(VZKD<UQ>Z-|`dj+lH3B_3tjAq_wu7^spRk}2-w%g=*|4D*qR!n#f
zoVWPX_+|Ahj67*VK_gJP7L)jRS&dA@61s{gZ>U~OTSB)SAm@k?Zsz@=|F!=<eZYdM
zeWHYWiI)DEZKrJbFsD)pnk9X#Or)<WlA~7G@R6IAgm>=ObP5PtcoR18Yr;YdON{1d
z<=E`=gfZi%Ljl#l06R_D3Ux|5pYj#1K<x@Q^rMgdLth{u_PXyYwJCFs3A$o;s^(;)
zG4xAxYHSNq#@nQ?tjpq!YiWz)Sh`Oy@8J0{h~7Gb1%4l=5fegeW9zD}_06!3;#kOh
zqR4bi=0k6TlZIGxJwq$=rZ@`hn=W%+H`V}eF_LP#FpN3r#ZQ5*|AjQ$OEg+ZqzhSQ
zV?4HaBAeF#wK>bYDcop9SGlHvVb;f8O?AU5!}f$U80h3l!&6XEtS~FQg=V9L7gl+A
z@WA}-nTN+jRHX5aysN&tIt*s(YAfgBp;Sm|D<>TuX98w;t<;Q{yos$mU(`p(rBm99
z*joFe)sZ>6l(PWK>m8^8bjD~-XywAJ+g^gH?SQf`_be0%&V#I;8Q$BacrOHT!B4G3
z_r>vfCx(&l+2*vv3)>GggsYfecg55#QK}@r<A*|<F9r0$yfQXyTAPMrw^z6)y}+ey
z$CEgyFijCR@i=R-o3^vbg1DMc{_tc{avI*#AGE2yG-K6WAk$R8!eei*q~x;~d(vy~
z9w+rYJsB7y;nnWpvfA;oE{<QE5*^-t@g!GyMrrqR*Bc{Qvn-eE)y1slKt9~$-hS2I
z!DY+vkq_aV|B%!?#zi~_B2&NbCk;>Dt!Wnj!z0L8wkME*2oM)AKDRbU&3+Ot;?H@g
zeuTn@Jz?i(d7~8|djaWU*Phy`Ts><%#I~O4jl;c#TNrIQqq))99qZ%!^rU?@@)-BH
zeHab>_1Bw(&Zf^)?w-BwTWqR-n-^QtOO4-8T9=e#bP=e&bSr~L=UMvD>%jxqR-slt
zSz%<cFXH#=PdTaUwOP%n)04=5xI5|aKB}Bv1jHm7UreK2f<b;J2$?TGH^wyVmoi$l
zI)$UEqnFL+@=y4gNtSA%Y?q$m2`we`O@>K!Ppa5*WrMq-%&%CGD(`!3eGkU|LA`0!
z4sM$tq&{nKnCY=#O_~ak=7l34Ze(VhO9;D-zvV;27Lz{4ryjR{jJN0>u_DCvAN>&K
z)&Kfp=_K6|VErzXWd6V);$?jqO~avpA@zA<MdDi1rTtIY**{6fy7qP{9rnao-sNIg
zdVJ=(L4DmqPp+f2^C<k6cT{(eNGm(pM$`izt>(-P?t`BoMv*6pNt3KOm>PxGj1{_L
zif3kjd!T8tB+#){D4t3YRN3Kj>R|@@m24&9$M@yT9Qn3Fzrz?_+LIyAPT}>)^<yEg
zRg3WEXb;GTN*<IYx$%i@L!ZphLI072S00D>S1PL&a&)D?QQa>c-tyrnepPSI{!G7!
zyz(Bfw$WwR{-10mXcBAC$xk~P%u#~fn+NTOsxIbN0eO>aU{P4f{;yb4-CAXBap{=s
zjQo^ouje}C#zN+COE%fsKvwY>!>Fa)y4dxZFavX{-VbV5&$xBq2aUP@Vy|tJHRb#T
z2Bu`@&z#TgRXo6KCzZgmbt%XbreAJ#?Q?3ORhDM42G@}vo0Vt<TPLh#m-_Ev_DwAg
zzK~Lg6mC2d8fg;8`OdH>D9wJ!$itRq+?$a3h%sd1mD>5#{{pEQWUcg>i59Bz`x7#l
zb4fRIL;lrzLg-28AEF1$z9&_G2)lu>{;gpdIbQvQByRT5VXJA4DQEjMMu~tFc!Y75
zgs$0>yB2y&E@Lfu6jE(qzu~P3QaDFL{^52CwGY{)A1g9awkjw@zE1m6lor7kUU?YE
z`uT7rjmf#6$CX${^P?E!Ja##-Ur==GDB7#HI^&WY<T)_~wnJRc(+*4>`0f+zecthd
z`Rt#2U3Yrcw+viERzz6!1K=Q!*((|5m&o29sLovFjFaWSXu^;_nStPWOS#u_+nwFX
zQGZ~;<W%RRfTdl~&dyf9t=z1VX!8fbxw@xH8hWsLTQzM*eSMLWim~yDiLomD_VmI_
zvxE6QLQ#QN<6NApvI?2#drjwQ2PBYlkTJGNJ}D85IIAt!#Ai<d5c_bkc@Nix#o+Tr
zpERUW25w+Y(9dIEehlD(KbS^%fZ~9&JNAzzcD0r>(%qKK@$2&Bc+|KDL00eMtEJD$
zj?6d}vC<XcONS(ZW(>xw{bz2Reh8c^Z9^S1w*X0*>vi+orJ+vhpO!8#!DsYiel%~n
zMACCX2A%QuVwv*Gy`HHnzw8Y4a?mh(?5N#!+S@;#<s0R4WSR46sA8S5w`Rq+-mkgf
z9%;+isv|k%DXZS6jgg75zJN(Jcjpi?QH4cYU+mmb1LYa=mC@mkaM}dnmupP~O>XR4
z3ecwftE(<m9JWQCTX2yb66+`41_4z;FnIrJkDPfmxU0#~S?}B&L^100iq~u86i}e-
zfXB924ljD9`AP$jKXS{_q8D8y${s+xE)pQP=s7HA2MF}LkDgw%56K_O5UbEb$K_Gh
zDUU(4i`-1Q&w7W*AXU(nip>W2)&><Uwub_B6{(!`G=&#QA`)*Waw4cWbpCm>YdVj0
z690_P%KlZqfp%h6GmhhU!A)<VyE}#N;+f_(KV5pA@r9$!I?sUeK*J%gaEoo@r?|Ld
z2=~1&t&$Rxv))_nEc_j^G1+JiEqn2?1T$2iyfFRd0lHVEA1Zdo)zWy@4s`!Wz&F(F
zh4U+}SdTIK=NpQ=Y_wFRb9<o_(~Sefs7ukw=q)cM5?aDY;EVgzKSa+vmu8R(@uOX5
z9V=`*bPaK;7Hqrm23@O(=B<96Ye^hSn?L>}KfpOZz=u`5Muxcs=H_)6>6mpd@I3jz
zT}cisu!WG_Tp4yVE|wh0sX~FQEv~J4TCk(VJKc+acxeSoZqRHQwE9^crwKQS5z6y4
zn>pJ@a*?47h94qOee23>NX$3ESFPiht%o9rvh29?osF+7A@MKdP;lB;809F;=JV5;
z<FVfZ^6GVBvpY6Mz~R7^f8yRxI+nl8jL>*V*uSP@43-W$(4@CCgYjdAH<7Q9p$k7z
zP$=hxwfNeu7#Hpzkq=DEOo=;>r^O5FmGG7PnY(vW^ZHeWJg+BVWpR43I(3KKbWVQ_
zov-4oAFL&~%?Z96Q-1!tB}G0|lnK6Nk#VLxacG!hJ<#bF@pdQh*h9<=Uvb{ipC0+P
zY+*L(&vSgb1!498>m8~joW~%^7tRD`kLV{JuVgqe<Pw*^FT1`KAQnDK#^NJ2*TFW+
zAy=?^$A!oOtXp7y_2Uy#1}+izw0wM3*_+Xbyp1tQ*x|g^B>I`Rp7)mzq+Zm_MP}Sn
zdTe!$zDmTnV6^M+maatRj~HW!2ot#f-_>b=QkQ2faTKF`^m!%fFNXFN)45cc_%Q@G
zvraNzUetQJGR>&z;#Kj7VGI8wK?e}}Cv27p^KtOHq`U2uDs?{3oScJ=y1RfJ))()q
z9>Adf?^D_O2f<!?J{ObM*S<>OXTLwH?s$7OJWC8r;q%9@fsTK}m@pNA#9QUD@V&qw
zxea3Y?&Pbvha34qQ1auWIQC)*Gjp20v#n>EJ2K*g^({uDkDlwFe9u*>6^DB~Fk5im
z@<ocEGG$RCbf^E8v(uf2=uhSj_C?>$O*;kd=s5GG%`|iezZVpQpTY0##f@EWv2EY_
z;k}G#U8+lWF)46DhHh;IUAaZg+h&t#C>8!Y?d?D}tplac<&JW>%H^W_Tpd=@>nv^0
zMVJ<M3kpI&;G<R&f4UsQAI+cKAS~wseTB_78k;`$cU|09tbJN@A~Nd63HjTA%g9oA
zkJc2*F?|7E{Q>M`FEcpYuY8vY&I2iO^RRIkBv`EVS^C&|Y1D4|TWiQapLLmc{DuSy
zRa93WXOU~-*Q+fL#41hwtB*>yAY<!|1u-k6mY=KAdm745dP9Zi9zl5^EH_cU_Mfd~
z>nQPQk=!nj@M&2fHl?IS3mw;gFgxpYAg*;oNB%rR<xG%%*n1I>2TCqsO8HsafV&e{
zK~r*vNP_xTIrdNm$?UV1!7QA5(Qyy^y2g4rE=@?bb@<~AqTf?ni?P}f45ClXKFF-<
ziS?!+@ly-(&vSxJVJUKy69By;N$;19AJAkt;Ql8bTg{Aw9a~JA{J579c;=Eg9A{wj
z^faYL9|ifmsi7xbWjD4z>aHied0@Kp*xz(dpsL-$)ad}(l!)TY->)8w(TEQ7BwA9-
zFR?ZJ#z$La_<Qq}SNg>bAf9DA)?t`vSLBbR-d7ZRY)7S5FQ)jheHtdt(ui5oE<!hz
z^Y1ZxbnSvl!M$}$f}PyDA6A7&US@^_2THCvgx%aF<34HcJ!XtulR5S7ennp^v84V^
zb<1$WzG=3AKFmlCJzgH|)cU|mFv&a#HtyvI9GYLYG>{DXziFKR=JBY=qRyWvg4AW#
zAw4g=B{p_KeY9r~+?>pgMPUk4<o0z?>mzQzu1San?MYb7K{$4p_C!%l=n}L6R<5(-
zo}PUmOS^6pYPX$#1xXfKb+nWGKu5Iiy0`#SizkOv*RS<n{BZ_5=8nrA+ksr=L8tGl
z7FS)M=Vw}zX?n*6EsxCq1|(lB=v-mHCkbFTv*{l!Z6@oJ{K(}cI?s7N$=Cli`gMk*
zLU@|{5v|X}S1g7$L)FGm+I)PbBG5W-=;v+^yl`@^%LGMCozMe~w%&yMMij%7zYv$M
z>!UG)|5}*%E1hR|6a=}U2be1#9p7kw{?liwB{ea{V^3YkFVBKwLrGov)ua(mU0C0^
zu&wKF^zXqT*PEa7EZ8>@OGRJPtC9aKHD;OKv$$&rx4XwwBBgEw@vwIRs8+IJn-q^;
zGl|yw;jJib(H5Dt<-A4`L+Gmz1O2xtxvfkuv`L!E{XO7LQ&BuEe9k)Ww+ezMF+Ir0
zgcyIWd9r@#GsA2LGc`notGs>hkb<?llHcBdd0u62VN%gM+3C-``Wr4fi%t_+!q1As
zg@yRkS6I2T@TWqi{znQ(7eanYH10pDsC#JvO-Y-p@l{Kju!;N_9yYP%5cY>;ba>a#
zRkbq$)vr^0J76pS$i1nRnA>`y?{-wnM~}!p8+`qf3z&HK!K#cy2d30!Osev6d4h;)
z>_<`dC1A;q`Z+$xYnQK@YiS`9haXcDn!c}ME4Tn>KR=2x*$AyB@ns-9G!ZU39y<M@
zW+l(rS`U9`JcwZJB1>%e$bV3}ZHmN{$-RJoxLYY~rwtKN)%OsXHTdYJaIdSdBO|7_
zKUtdtU;TM8Uy8N`zT*CLCQHDXs{c`<BE1J#6QMS|tFr$Ov3XKu$JbBJx1@rYx*`i3
zt762ZWnZ^1%``^5=CJj;DCbMkWGJ3Y5UGnmC)={x+evhz9_b2s=la?fTm|qz)pt~Z
zGSixNSq<_Dg8iHJby^&b`ClKehI?eLJE+SVGf4Nh1^*#$g0a~pMssE)yROIp34uuo
z1Z<UUPR^*hgixmBfzL$k?#{(c7A;UBw_e}0)I}4Te1u1m*d<xKdD+x4mw#}6-_dSC
ziY7@Jsy%wD-Ruu*t~o0OXahYi$QQj&Qe&sI?fXRxyYnYo{TB7fm*|-BLC0H(8))it
zz5FJ&h+?<Pf*ifEilpNX`qqYOY#u%IBmm6pIa=L%nxcHQ?!SOrA7%E(3Nm|Qv_Z$)
zfJLXnqjJb#VDxom&M>}5Wbum7p2Td#;33)qZ{5a$(H;m3<;!({e1jw8P#uchY$DG{
z0D4UYF3sakbNH?%WI&kI=tb9!oG8Q7e|)W*!)4y5l&!~<;@A7iuLryr00qJz+gAAu
z?E~-Wp&{}8byY30bQN1yOcPmbWwq;R)SRwQKsumYUGy3~l@jXZxM8?^iAzuSFFWn+
z7O&v}b+ibS-^@wegUu;FS;NajP^`mIv+@K0?P~dD49Dm1Wx18%li>|Dgd%|sK9U#f
zb)^sNpbX-OGmmM2hzL2h1#tw$GJ>>6TlQ+pYawqpxE4IDEG=#JnQ)5FPya&31jhij
zGE+Bd3|q(n<!O>(Y3+0n`XJS+HakkJJJ?H&kx;0>oIo3~pB^9Qi~@4&sbW6lO<NPT
zTFA<qmNOi}mx=}|-Rj*7NF3F=3k;#n2KEiW(CC6=dpdFTll1@E^Pm?8E{SYAH113K
zOx_&0xzx*w_R#bLJc3@^%)hp}=G8dn4*BS3Jd7N}O>TQOI{Z$k)wHqtc>cj%vHFd~
zbhyUE?obTh98g!k=?FDDo$=B63>Cu%R96Zw*mQ7%D)p3$d#1^??%7)z-uGA&979X`
zEt&0S9n00lH3+#coue6aVuC&L_iK@%5t<WGF>RCZ-oWym_lWyb_6D;a*=8asanaP^
zD25ndy`%lsUtLY0v&rrvtBl+jpv_#?MKu*MxCTtQ)`Rcu+u}liorbpOUf@qj(NB+!
zH}Y>L394MsZjIja<~ThG#TlZAk(Q_}M6WxY$A@<=pqxQ|+=;tOQL%4)mASx`f`Isj
zr9qOD2IVy#kmR&fwHrvee6D=oQdYk7o`SoUy+YMIPRl)Un01sM5>*D9VbRvxw|z)~
zC(D(8%RW8b%OJ?3O@XvdKsciwW3g}iN4pEX!)0OiK3S%TO1*5zP;`JgSB!s`1yo}%
z*1SBZ<SaG)<aI*Es_v(&pOnS%Kzml%auvn(Q`0$h%rmYOjM(6H>cLZw=TIebI$0w^
zL~l1HBbFDIAGw<x!WwsilTChj7+jea_zGW5=5j}+7@C`+*z|?VGa>4-R(plyZE|iM
zv<hEVxUVD7(@BCT?Zqj`+l`Gckou^^@Z@FlrjpV*^q?cy<3%+W3uj7u5?zDLCfL`Q
zuDl)&<0<9+W2|tYk@jqGYqqL>iY)<aR~Ofu^tW|ss9%a%9(O>@G#MycGqDa$x%KG)
zg`14z55YW=Z*2uAaB=qRzx`*!Wl}Kj8*D{=Nz0)1{{rhMQJUP*as4|I?xhjsJ%Ti^
z_RYf?jG7hmnp#LpL;m*3*Tp)&=V?Th{TsAJDdz1Y#yYZ=eTS2Wx31b-E!?+Q`Xcmg
z%usFhOrtKS>QYa==1<+JDqTGxM*U4R*zjn2+zGIJ6cxv%;Fe9%#Jj)pVBJ*4=hkRj
zg8B4=xieK0N6UDA$MH*_X42CBzl)ixuC=W7r3`a{(oWu{{bwVkm46r>%oWzJHg<o#
z4I2M%CX}f)(urKE(1QWM1F~a%88q^B1_KoLVRHQ~g~J-`b;qKLt!vf>3nA`)`u7e5
zXI~lxk5?u9l;&Yj8y0aw3rwVhg~ffVr7A^EpHxYCrO|B63efFDQqO`p*~+CO@XW=1
zs`$5+m;mM7_Jps9o=g{+8ao;-?v;KMMtQhr8etyU(@27fWX3Ny%tl}Lmf(XqOf@_Y
zmq&M;SiLa?KwK(}39?rW(kyDWK|h7+`%cnx^XZQt#qg#v8y{_VvKq{&(4J;MuV$JY
zan#2EFX(^*v#-oEhj@a*#kyBC;=O0eNw4A<VAy-Dt3PV@7)<&;8Sxy1O+*yqHFS9&
zY84aaQ2niD?fUr3JACT9Kq!knrTk_292Lg^YI%zGu`dKVfSy^No?`O+#OZ_cP#wFZ
z45P4a`pB$+U!T$wYB-RLZ9*VaAa8}1#5mxos5vl%a{<hl>LXWqW|()a;bTPYqmVS=
zoVOpn?$@aza|XFU0i|($BD&S;0CPQrB6^}%(Pt@Vn3M2lc+{N|iPqm61K7MwJg-^r
z3~3ICMJ!-3Cxosy!_k!PjcFb-Adi&;>DGa#JV&+1`<|Eu7lAWzl<0BF4QkavN_xvy
zMr~~=*igaIhC%hk0&l*XKm7e;bw3$liLs%fP)d>O7mz9e@EU4J%)hqI<IFI2@5n}S
z`21r%;foKt8Fsw@a8T!4;1qM+=h-!^#tii%rzb+gcMtHkK83ZGz;_dy-LqIFLaJn4
zToPebV9N-mG_YS7ZfoliJdKoHz+Ha4t$SlA!@m0F`#9hF^{7v(MO^4DqByQ^d}}so
zv2|=+hTo1T*P^~T^^>D5Q5H_<NLU{3fNnZAq}sr%pg->tKfK_UF>4cp-h>wm=3eeh
zzI-nlWkKolGU=69(<s}yPs*%LM$#b0OT|0oX2ht|WaTaIG%QyZS`+A{B7K$TG5gI1
zvIPruv8WXN+=xfskg7io{nM1x!krI@8T}*<17c*+RTSqsJ|nfG?4}u~#)sO9Ca+zz
zVmTU`UMg3K_s0&&Tr%?#GOqbOo*A=jpk@;o<uItbf~3Vc-JT|X2iigXE{}2-Nb~$L
zh2uxr=|4IT(1m*({~zultki|Cs_I`n=2lLMd2#V|BR4&<{KN_O)+qU;*^-uh;zNMZ
z$l2A>Ve;i-D2e=e-nd+E#kZmp{d>gqIZo~}d7?a2;_FW{q^DeUBBAD!Kr2*3Ta0!D
z0F#j^$*`fKHV|*%j7ScEhv^~d{r1$J`dARs+__aysyr)cRh3KR34ZWQbo$69&Fcie
z)^E4rWYhK(E|Z2&8u*29u~}k`uQ26bt+RAi_9gUztlFj9RfbR<#Hdo)?_VZ7l=l>_
zU2j4>pSuX9)`2!(UXQo?tV`$l7+9yjD_u9YxU}JG-+fv5qH^JBNF8NF#4Ka-m4J&c
zrxq6^SLdiMN~`hTnT$cDm`N`4KT>=G`0a|YRDZ<_>y`0)k813bLq5zq{z-m8rg5PU
z$hT({Cmv{>9j^EOwHq-pdiGtdPQ20hTwnN2fE^d_j+@HQ?v!$xmwiemqTgBr{oY@Z
zx#80UxLyY#_aCoDj<}6|7c{34B`8hv#$@+L_b={g8e7TLk+ayhhTwHP7R{BTh~qMJ
zlfNSG3iE`x&l*bY=?dWm$oJ{@2J?LZ;Iux!L4yC~<AP|b)%QgPm4FVHDs%t*UUxNS
z(kPhCCF`0VCNqhi4mb1}FaJCMqM5BUS6yzBj|~Z@J6|lMq?X!!e*OjM+>+g2?9%7(
zT3Aja8CAMsJ2W8R8(FefZ$W>qsjan|bJMTNkc2PjZW`#+X(L{5MNjBwPxLo=PmcoX
zo^a2c?9&kjRd$s$g!ICzvJ~<Uy|2xt@~?!Wci5^k&O#f<{w)2Pu#j!JvLE{_wHp_-
zM?8Cb@CV|vQDRS;k%zcBD!i+&EoiJUY>3l+NTDg|^`MPcvi1cz)BQ>Huiz!@h@$(+
z=-wXJ{5#D3^`@n(eel4%`}9BqycIovak8hV92u22Ho$1Ai+VzHk*_U|R@}&ucWmS)
z$sx@%I<IgY1C%3Qn?Nr+pLlkS=lY7Fhlc(bdbHC{rXER-cdLybkRRmSb}W{TnRA!|
zEZ&{*df{>bq_eiRKE0i{S!ZTng?<J3%s0NzX68KQLa^-&tyRpe19<FSnAIwJ`CHQN
zF^)qRl#5NleW<U%o9tU;2P#KvHJ4;zS7KBtz(!@wVGADMboF;{vMr@r_dryxmfxq~
z{un(k+~ySN*yok>K2gbh$K8gNQSCp;!^%S$70~3Fcc4SO;JinAnOqyQEd=8V8q&)9
z)_vA|NA6&-I}9l5^RMNc1NOA>DxP!yaZ5{mmY}rJUYzSSc<oQNVgi$H%`g2<eIYhx
z{QXhp+;e{3O9Qr;*nkV)4|bY^?U$WPM{f!<zBFbIe{ER?^W9j0oUqJhR%XI6#%*e%
zLg&I78~rZddX?G?GTc-v$8aV=NZ_1g*t;`Xys%#aM@vV!=Y48LwP}?VrBIL#t#6i$
zZOgYMIZl@_VnQky4zZ%>?K`+z<w^{Gr+PFzTMu~I8^Hf{j5^evqP$0AWJD-Pw|8va
zfHjK-RoP;&2yEb_m9*J`HWI_b-4s%A3dR{gG*OFg8F)fZ=|`kNl^D#gNN@3GT`q*A
z*dWST1>o4{x^QPHu9(0O5#lm`=P`Q$rub;UCV{d+M7~p=%h&MPPxiUwM0~A=)tA%H
z?!b3d=n1tePo8OLWvBm+^6M)pir%Mw?}5J!kE|xLN*ccA@rB#cNAEa(ZZE&Wt?-#h
z%8&GCEohmoaliz580XdG=yU9pB;=mw`~J}}xWUsjGN}USagoHvKCX%A9W|E^60W&H
zpetj^OPOOg%&kc4(2H8_iC+ucK&ykVa~pj{szAZ4JI&3;<rDg86Nm3@H(T-l=|j-2
z9)8Ut;G{#&cQy=Fm#a-C4}UhR(r9m2vO%jH?S2$!P@iZxDXYovBDS9Y_}}cS7}_Wo
z!E||x-}290^hf;}FhtT*z6OhlAi<`$zzoSVqMooYZOukg-no4*0*+OJ9`oZvo;>O*
z&+!+Ly@@@M&?91Qj1+U#8W%un&S&tl>vxg#R5PB2+;n}jL9uDzqoI>-KWU_g1m{Rs
z)nUxLvqzrsBF`4|w(Sg2@=~S~%0;9iTA8G57aMk@kHsGrta~zPS_sw+(*Bd_u{a9i
z<2Ws8nvD6xLuJJp<Cpvg*r01v*Cb#}%_AmX>Y!0mCYr6GwK*?DIVYk_9JdMBY)N2l
z-fP$IZ-oq-w>G!n$o;XuEUyOWulEnQqOm!GA&&lQ4RFP@QzCn=V>r#`&N%zX!9|S7
zP*G=KG%k?58OQ8!HFaYvvxAD_@AT_JskS}UE-F93^pa=W)U_SeZQM1{C9}y3j9+XW
zYTm$pKd@<Cw_zD;2fc#0Y-1xQfsf2ky8DA=KT1J6S2t&vdHwa7BjPBMqxiHpP^3+~
zT+C++s;_nE(dCOawRJQ_y{-_v^ef7pu!r|fy_9I+@sa78TCa5CL^M0Sgg?Z_3nQM$
z>^34d{JLDI7HhI;7K>QjCl-e}+S_@Gy^<M~2i{ZgX>TU~Ib=$}KZ70?a(IU*_#Y&U
z0nYrSd-+DZrZ0&_eX~z!Vo@-Zc++rd+^a|`r`Abiv5!9Y9;Hy-!GNI{*xe91L;jpN
zUhbThW9CX?@IvzOdpm%|wI0(@`kw=R*>eNTv%&{kWJ8QKkhPasHtN`xX#R&$el4**
zHV;$-$`$>Giez`{iRX+c464or<Q@}W8af~STrALBw$!_Efg)yrNNmftYs3KLlzClF
zPAe^$|4v&{yNY`K@-5xYi;pELLH+AsP>xV*ykFLSV$yU{nF#t-NlU}h7xg285`G;k
z-x!}7E8c)J9_|K6V<5_-+P={hYgn?RK*fe_(+@6;l?(~23(kh+j}sBoFsF-0n>tVC
zd@7PQ_+~$vUs&5TyKnhhHTN^mk8NCGG4Y{wnpN{oW_0ru(o<vWs3u;nb2&eKI$VXB
z{;kMMYg~2t!2*<#?^CLm=j|UTj*eHAw2x$jW3z<4IAYM!w7YMOABiX)kK=S!LZls$
zq%5z+)qv_X;H$avY7b^U8r095n2mquQguWw+EbT&vt=V5OQ$=T^?TIHL++>3!+o7?
zmAFE&gE4R2gvcV18ColS-Aid_sB&b?5+k#>f40dv8x#Gk60A~EHGdUO#Wv>Q+~+RY
zi!@5QEA0Vt88V+sI0qAMj4gt7ysQE-WKo=~2L)CMg)9Zpv_jb6ndpK0XJ@vjR0&ku
z%cB*KcRDUD;s(B0q{l1f?wi3JYOG-D7v7^R4%7!#sxbpiB37t0txm|$wJ9`kkG(F?
z=IYzw!&5rVN5e8*Zt9cORmaSyuQM~+am$*-y8`SVsgkQ=U00@0=SOC^yABw99^QGp
z+y+}D#PSi45+IUA9ieM))5r6GV@lVBz5*uS;il`W@{G%zQ`fDbB|{X@>)-c`d{amE
zrtp|O)$T>g+FQBGU%-P-Jg`jD<7ujQhhoO%MT{3_(S4o*Q*u=|IHMv|zy@N+$E`FT
z_lnQ?yY>m4L|05}4g}oNV!Haoj&>g;LL0&59n#`|q}q8Q*0r#HZ2^{6EePyR)S8;;
zo6YV5(VlnsMt3+uuBy3R0b~rn%NzBJ^~I&TIS%pHm$TKb0EgxnAe|`yrFXKS%$074
zG+wF=H!q3Xxr!iOa)MgkJF~}U=i{#P3S$nU@c*iO=^DKj4vdn9Jlpqi_fiS7M4fVl
zH*S%C*<Spna$}Td=CE2G{6{9i2GWPQReRm*3qRmcsX%{8S5tlMSUlJNiwGCxW*UOt
z_53JKSP~^EF8J+6)jNsgO~?a0_HDXcpZ9mE#`!gnsP*Ubv-wNS12F}wmmSRyIO&6x
z%s{oAFbhy8vh_v=i|LGLlAVyokTr$xrVYH-nCd5{Mg!ZJs=8fqtrQHg_L96?iv=Z1
z)vM<?Mv&lWuf409fuBR!AHr;-OFCpl?Q-&8&^*iXHh6<3q+M97z95=M?jpl5^+u~G
zz~zTk?}wWuO*biafiJa=6bIZ-`|8_6!`6u$WTob<8~$$OX~y_13xqdpeA+jk?>X1Q
zRhS$5TXs+$H@VVAaun!?Ko~*mC&yA`2;kWpC5nbP=MM{klf#^Io;wLr;mMxiteNBI
z^$N~6{Ahi7Rk}&V1L_Y=y8Ml56uXXXm-9B`oRh2flo!|OsYtuaBSR^45DVA%a$YAF
zLw?*kZ+7}P<um~~9q8_UzL!IKK6o$hOW99iVM5$$*Wxo=O1K3CBGxQ#|MSMq95xSN
zwlSzCQl9j?&i%{HZ=5v_Ah>ftzCf{nWkX50Bd>2wl^TxG3sgG;qRx|>_6b3ne&V|x
zm`c}1cwaE8wJbxj**AUE7a%kHMkoo;Zl!+F2djWxenK^r(QUkDI_FdEjpL3t6@zcB
z4RmIyn;rM!_u{ap8xcbOXcKhW=K6%c9#6M%PWNDRDj8YtI?!)<)O3%1`<yO8F3fku
z!*IBxyey3aYZc%qRFtI573a?95g>k4>Mp;NIOkc}T|*3looq(3fR%i~l|I=oFLI5G
zD=72!9@AfB{M`Up$0y<$P?}(=MWs#h1Krvm778%yP+#G9_ablB&SmbL=V-SHb-bp@
zG>c0TWuEC-rH-|qi{JH)A6_N%pX614KTNTSSje0deW7J7_v-cK8X;sx^QVV;rN3?%
zCWeSq-d{8G8#1_&jSVGL6cc;E!{Kmoyc&En&@q^H1r-EgJ=m-t(i$m1{GPhCPGx1E
zwq()KB4$%@%<*<=cB{_7|6=bggDUBk1<`IA8h7``-QC^Y-QC?C8fe_z-5oZvv4%!B
z?oQ(ljXMnAxijxY%sF@Besg}jh!^+Ij@qlLqB3)(u9cZ9kJGts`ByP1UnZKL-*y_B
zAN<vW!U)rDGPj<`M9L)9+Mklps5Z6Uh%BXDpP)vzsDS2qY7FMhrL;>ig)5#J)Wm4_
zR%ZF$mE>He&ol|OePTRNu&>5UdI>YLvqqPMix&nOC;R78he;8SxjZiK9ZW(GPul{(
zxhM)l{28@!{VZ-K8`T%|0)>|ok*DwcmkPbWAE&R;+#f~@7|nI`;<0ZcM%eL>Ig08g
zxI)KDa`8*!%Z-0Q$yazeM#P2xU)*xuUu~%EgQ>arc|1U8QH{4IKDYY&opWJunWu3#
zN6WAVA{&3ie%=(P-Wt_YahspSE|l&l*eQ_r^p!NO;xG+$U=p-g{2<~3Jt3+a=2H6L
zmr(mNbq!=WB+IS!QOA$Q_3*SrVGQd;!^)MHx9ee%(PzNK8({M4QnR!pCIC2ix&}RJ
zUWRk)LEP6si0Nm|v|@5SJuU4;nXH8+&RJkMce+Xt_1mMkHls_`<_2EZdK&Y`<s}zI
z=#n^zB$eqhHOVsdZ{XhU;wjwK;&Kr{krMo33`8P7e5zG70YjiEf%dXrMqs)#0#iO>
zLaj%s4z2?m{D-%Ue*y?@-8(|P=pbjTRU!Y4CGgIA;Rp@&85~LQQxFqOb-AZ9{bgqQ
zg=&%wDa^Z+?^AMY9l?%DmKe!@nmRvKCOBu|M_8#a;ZgLQF9r9ZN(CLj@D#jViZK4~
zDh_(TL&^3|PL9{fN*a_azR8J4QvCK}!{+;`{h_5xs2M*Ss9ki}JNvV^D0`b0`g_o?
z^BrzqkVz}hy>Zun{pSq#k8D}lJ+T(V7Hboe$ieG@L6sutKan&=HNH|U4ZLNOTco~6
zx_RKL61@yTj82!Ge7GBGTvW56FN%Bnkn5SUz5N{k8f4NV#R}Mt@}5P`cXS|mQo`xH
zD5@i$lJ4Wk$RT1YhBxy<$qijn1A#l;snrH}_Ayyg04LXn*4c$vcxn0A@vV+@0CV10
zb^MNqf@#z(K{KIm_g3dubjC(-FS6G#bEVKOfQ|J?qaPWE#;}ip44O7o2PB(_`DrQZ
z)jamkPjAPOE>rLJ2iGd;{&~P%lC!I{Z%);UZ+Lk9Sd}PZY})afQ8IFXO|idXZ>Im^
zGW0-y@}Sjuga5IwAfj5(v7|`DD#my5<lXO$<|RA<1j9en1QEz)9cM0`QM^}~d-Ex0
zrr)c}cDeLN4LxCtVZ{k3ey8M#P|_b<HBGi9KcAGtxZ2_ijrQ)zciSL|NT%LRct?M(
z(f_$mHtHUto!aACMRiDj8qjFNBqari?xc}rTC{mX{jhOfbGJG1v1yr@H$3+={^5%<
zu1f2ri4M$N%`COtm*XEx6!ob(v9o?@N`v5!TmG7`xYEGOcecM$0LztTpsy5Tiy~n}
zxTpYr%q(G&PkOt%H&Sm;#hvwvN=h3Pv#($=1#d5)q57!;dS|n}hZy_MJk}QFu!Wbg
z5VbuY_HxM&1@kKO+#lcd^>!$3mf{&Y#($$qU+sn;yK5OL^{}>UmfC*}DwXZK*e?S-
z;UW{OnQp~7X|h(Dou}Qq@fzGg6v<84oB*dyxvBrTtBp$fTi+5wDIH#oOZF-bu%@kU
zI^#dL_wE<V60il98yJ2v<F+&!*0h+iz8XKz2CS!@O*Cy&8^3Wj-IwTst4hmvb>}Fu
zS8LykR!1L9CVc&sj=|eGa4er0%T2{v%FJRwFdH1+xa55#nriqSnYN#&*_j^ERt|Ot
zk8w{fGmBonS(u4|WnzBgW1{<Dh*{HrS~Qryg4x2~&~#&%#?iSze(o}uJo*R{qcQh%
z7O`o+$qQS!!NN(sKhV*SsciDBbrQ+@C?fEP4YH?<ioW7Y^yMQ-uax_<QEozUHq
z!29x}PZGE0UfsP`ZjjIWmGK>~uK$F(txG59yt11ibSI)+0fbM~D5K<diwD}BdX(fJ
zyXM17eVgdd_l6x=;!BfT&bKEWXBgYbLnog>0E^k<>{-6SBJ5!K1oYt9UAcVfJZa_D
zoHs^evPy?tUUr<}J@zFT4Ih_@Ve?4rrWw^75q#Um_+1-FM>=u<zh{fHUCc|~NDR=?
zwx?arwOdHNWThMP!O?UuB2%V&oo8QU>SAL)*Dkq_<q6)R+mxI=aT{N?%8GXS;y`Hr
zHn=+V1SeZZLjr7AkrNtZ!&)MM4!(VwIChcxQup>fsFkz!t6ax#O|?_WLj)S1y(Saj
z<mzbOuJ2@yEk>h3VpYVNmqzh=j;mYFcBvZW7b+}o-!B?BtBu4-32Q2w;IO#pKJ>gb
zi)1E#UG6OID-<jMh2Y<Ab@v`6m;pn7Z6J@`ML063&hT?3-ASq1k)0)3tx`y@`+2Z!
z0uwApfbn7YNcUU_I&IH)M@i@7VR|9_*Z{}-vssGutXoYJG5H|3VuU=^qpmRu4om<w
z&7Q)+__7s`|MPyIgqb7j<h=uyz(`NJca$VQE)_^h-7*{i@wmS`tEAPvOCsZBoNFUt
z@Rm`-W9F!mdbVY_<&GF~OjGQsR@3(Nl)utnASLdgzdMzAY_x<B*ZgG1l1E>U$}?}Q
z#~jbTUw3~f_qheL<8HR5_%4U$@h$-|99z`DZgSP{M6@K1?>;y9Ug~Hbb)Kji?nCJ_
zdVzIdRW--!D=9`BMmS%A-|6q3?Qx4AozO6tkd#MYN=7z@P1lG;G=n(r^+)I&6fsEX
z{JXK7P{_cb;3Rv`>RkO_-K)f}m239n_yW4!UuTz0hytb1r;Z}e_y!MXPG8*%>Gunm
zMGc|A9svo6xR?#|oJW^vbvu0Lc)}u|{$bGm#g8EvxT_ofM}>}N&erPiOR@tp^5ier
zxmx6jp{s({Dt+p)`JfFH6fCe%^rZmEk}mzaj3ICQjj3Rk4-t9~EAn}E=%2($wAL);
zR*z12NHzW?l{|nsMO{(*y&`sAJaMJm!z8Ni4}CE*c(Fu%^adufU*UbnoalcF&_CaJ
zLDRftsirS#6d;llHq->WJDOiqkwv6wJYUIqN<AM{!3nYl2cxom_m+R&l$>*ET36?F
zwrgdhjO+aa&bv%|S8eFJnOiMG(!cYZgSp{j<r<_XqY|&C_n-j*oy>?VXh;e+Qd@GU
zH`^^cSa(g9h&(j?(n=_fCwe^~*0aQ$r~8*P@Gofhug3D*z}6-;*Sblrl%P*L(i+&c
zRw%&qa?;}V`j4ZP;%Hy?%hQIh=*fcg?wQXsZHbhCS~P^9a5`!@fvhvrhe6uULBi0*
z_l(}Y6eg9}0kw*i;87ncR@WPhV3R>(6B|~cBF`A_0~klJjf<a!d8K9lb=dxbml7a&
zRyw~`J9IPNZx@iLeR2AA<Zbcc@aSzdAL4J|`LA#{3<L}5*psth+Ux%uwzQ;r)DSZ(
zOT-8kB(xru{%&u=kEeZjJrurhW6EkP-h(6Y=6nOfTR;ha11C`b4P2q)v)1^U^bc>v
z1Vb{DzQ@acw$NlmR~H{-9NwtNm#i+adHB*A<DXHaV?6U-_;pIORS2)EU=?S8LE!6t
z?NlL$hgx>uKf62sD)H(cW4*=DaL2hFK|s+wLeC@<n<-+C&+B5-)3wSs7vezPRCg=r
zC0tBMx9e@qy@_bIBig?R|6gW>e<l&VQIH-7<#{GrdKZ^ni?p50DOLXcu4{(UQ<|Q7
zJ|~zS)CbErEf%vjbCg9b@X)W^Pi~F}cnpCulY<K`{p4z|_yo8AA<I~Wfds0nEH)w5
z5$;HT<OLC_3uPR6pc93*;H&T_Lc_^qfPaGy|0#j~`^G<2n*D!F5<aN!d~-)7qc`JS
zbA<?C{!ri~Fgu4w$aFsj{sHO(RXiMd^+49wS%jLu2JoRt@l&jIe)wtV5X1aeka47f
zZSFYbQ?1!=o{H4jjiY`(tc$glqNPB$d<W;c!$mcjKW@AiY{{H8o|lVy`DxmUxc__G
zFjbW1-()z!R<N@R=@Y=f`Dj`P%|_$Ri!(@TOfcUe=*|P?uIonvYp**qiaAE`|D1tW
z7}8gE#<wRje+8SD9L6JL(g6b@K+^U-k<EV^n*GZgA0GyuTdc8B)s%4gT;FRcYJ}cf
zm1SwE^i0WFjS^4g^wvIOd&o)aSWRra_+iYdZTYPnnJ*-q*-IPXn2o1vxE#}&AOsHl
zzY(EsBiKm#;>&Q>5Z<RKiGS7u|0f+1)Bpu{%z=^xAyDaq8<%SjaJ@pJ4C^gFw=?CT
z8oUmoME*Av5K_8eka{a_*zyH4f^EueueSBZ)Lb3wBn4*BXQ<|mb;e=;G^bBdl372V
zZH|0_$13*#nxDS^*E;V5Zg-|WTU4{P<MUGX+w_=EU;}9B$#UH{Ka8JH-I&0&*QYoe
z4_7xTmb6H(H&?W{q>29J6#Xlq6Ql_`Q)humnY`@_J*E#9`(PBnB5W(&lm}Gp=XD2`
zfN6&>8w(EeUuv$pv=Xq-<S6|h8&ABq^pa+LGn+ViF3338rw%TP$_FM{0Yh^S5Va2^
zW`l$f$p0ZFj9XwMhl>u!RYeBmGNSnmLB(||d}{oTx-mu-e4)~0f0HO!`GJcZgGUqU
zH;oc*>aogDH`I(bS?E6SV+$vL#3cYp{_z!m8T!9Ij!G0CZBAF}fHUr_2?HjAEEzU)
zoGZR8e-|Gg^sgxKpN{nw!!~!PGz{Ra3l|gh^!rq4v(B>u3tq{|O6f0dVr$7$q7vo{
zC0^jWZ`?kTsF@qpTbaLp@W#1S?L7HZyu+R92~W|-<27;tNt<A{eZqfp{UV7rKfK%d
zjNb5+BhVJUR`;-#=$K?m`J4KI&IIll980>nHXzY1+?IkaH2v>k_D?92piI@I&TeaP
zXs29I_NW!8Gr7k1{JEBHu>y>rB47w7$Y^{6<~8h{wbS_%m8d<&Ug@A87hz&-6s^1}
zP9dePNc5_T{XI$j-+Y0f2oy^vP@$g0`Z@W}ZX(xBy0)(f-8OmdUz?--QhTdq1oH>z
zqTI)K+&Q4{##!=#aCP1X{0VTD*w3^<TK}H%bUcFjYoe124qemX8^`WK)c1Hs9n>uI
z2ExkjGcv}lXKk~V&sNKR{en4lp)mnWEO!O2Z=fty`bs?3z?{v(=h#x%W!ka$<b|@p
z{%?5w-M@!=y;++Mw0u*~(r~XFl+RExm8e9&$1gbUT5=pIc0_rxwV?l=@Z3Q)zlA0@
zm)m2VR%}p{Q~@m9B_8EqLf_wWOFJekXKej&?aUW3&0Z2wE$?BemRkVp`p&C=;U))z
z|K{*|FPmh3f@{YD?55oLUvw6v0F$B!?WAFOx7Y|36-1?rM{_<~l80Hg1OL!c|Ldv$
z!d2iT7|F9=as_1AaDMm_yBwy(@0TfI{N;-xSw9oYlYBG}W(4H4(tl5DD}Ltdy&YXS
z28^ih>Fg1DCo02V<B-n@Drb?ej-7LUcklVJ>?E>7ujzf-MuN3;mG%C#{q15C^#8oU
zUw;DVSBH4cx0yA~TK1z&ulyS*eo%oj#WiB8@g-rX)waScCzXx<7TcTg6Qufwp#++_
zYOK%$o^b#R{#45jr8ykGq9WyhW*)rnklgfI--GSyT<rXnE(6tT&SrRYCdP7}lX0h*
zwdswP&RTWrH(6?Ru{3?5JS42N(FJ@<=kewn<v}=O|BjWjq{(l>-M=ytfmmmp-xOU?
zZ<RZz7r32lVRWAa9kA|l$nKIo;R380$4|q|DBx8fa?*QR@`E@Kfk$1&PVT5C{I=yQ
z&Eg^v6BLbr4m)R$$D)fmI_LXNUwIM#eo_6x9;1H{-eGx8{NK?T`IcaaUBI{>N&Lt9
zk!o%hG=4X46QeOD$pj$fq3)?8j(g<bquO(%fVxJY;GkMZKk!r6hCH`!IQ<VfOtT^N
zo5;mj`)QF^`044IuQI}afnrJQ_}D<6Au_UU$&99sBWCyqY~*(qo^O;!r|BO%c83H%
z4Hr!3zr~H-D3Tr3Y=KvP>yt}nZQU4)T858~mQLodmaW-U{+<rt@NUQC$KtruEu#*U
zb3?!CS2sCWn=aN0#(1yNM63XcG5f8Dd;J9vd35>f&V`%nxI$Ij>-!gW?XB7BptBmb
zcN=^^y(}ys1e4uL*3I&IZ9vkMMoxxn@pjE-%DdANQ(Ab}rxgZ3AieMdtbp=&N`@M&
zx;Npi#n!AQB)#t~W;~a5Y5VW)y-Z|Z?Cbno)@>=ybc(>i<iI&G?Sub@(Mn4cOsqXs
zGdMFYY2wCTJOua-!K)wzAw#FTay2pFOkZjKV=YH8NNZNiWIefM++D{XT!0L1xs6vL
zN`N!-Q@Gtvy`-X}p&)uO#O9U)c6F|gOiQ4h@6!D}sk8^~%pqv<b?h*WtDek#HiTQx
zn&{3+fS<A84Hrg@W3-D-;a=S?xy78iNNYtgH*fvkkU6vE%z+A4V8y`C8d3lE@jLSa
z`_S~ZBB0-?8VdBU7Eul*1SkEA^N#2Kr!fmMf+f|X|29IiHYYaFDPN}6LAPlIG@&k&
zXkHWP*?bM|h^bk<T9;s5!x?eRs%x>InWk#5<*(SgV`DFO?|?Vf1)Z_Wk1j&*E)pH|
zcWC8A@23sz_RAmNsFdEkSH?0_N;g8ZMAoRiS*Ly82OTwQSM8~vgfD9@nUtyG9)FxX
zrqSs=;&WtsfG!sYd(@zP5G1EL0(vXIKtE3HynvYb1XhI6=4^o`!&;;{{EK#{AYkR7
za(8HwKg(&piUT1-s9Al9-8^^E;t>Bff?*IJVwFPjeLlqC2pID-NTW5W+obR__*ZJj
zc^k-;wLlz}FV<!0<GQyd{DXd07rziTc$WB?e6nVJn(oGr059D!Y!kGDden%1Rwi?P
zvS-(T*?PJ=JA-ZK>-&hhxE2E8d72&vsF>J}5z{$Xyz{GC-|cU!J<V}nLK3r|xAV1e
zba*<(6R#g1>*X#lC-s*I#Nhfj{8w5w?cXTjxDCY391rw529$O7S}FPeIBdr60r`*E
zW7RL=`QDFz>SY}-te?g#?Olx9XRsVzdHFon?*;p1Fx}dGi4t9Cw@Q4ey~9`T2AOtP
z_kaeeVtdJmrY^+i9A0Y^5Oa>~hh}cUI@X+|p4V|))jrbrz=~>>pSI3Zm+W&^#xLxx
zLTJwT$5-y@(tpxbZKi&GV)J;ec4^J~0}tr*siHYrv{t=^T%!1E%;6or+4oEsSbOJO
zbR5(L;_`mq=*)G=taBMJZVC%m)YnL}tu%Ryg>&R_qFMIMaZCHuPrqr#iS{4Sj9>*i
zTS_@q3MsXuY2mZ0@`PS#N8N%;3`n3t)dH04wsN0Zn|hL+;flAN4`Qg8DrZz(rCw8)
z!4FrW!5S@}Bh>0R<!bDlNNul4-dLijS3k+lI#p>gTBrwc&_@4F_u&5&P5oWx<=?S7
z|NZXYbL;+l-u|0A|9>YlFvK5?+61fmBb~69Z(Nr+Yby8L7j5|Y*1aB^gY@?97wS$U
zIdp2hk9Bkg0If0m4d=Cai#8n93o2f;z;LbMk@FYzS&JE%<1tlk<sA2<Ap30fO5oAN
z$>w=#EAW;4HmUjdIcKf!*m=jJYZ7}VJq^Q0g}e7zn3q>c<J2A8>;Oc^{LA_yz&F=o
z2v=pBe2+;Ag({U_6;$SOa&oX&;;HAg_=ERUg+J?n`iwelaa5-PzGTlfYFYE8esPs5
zV<!>_Nu`-)8un@-Ge3Bj+zLTTcFw@GJT*V;Y?qql5YBE#Q`Gz-leB>AEwUUyZ&h?Q
zMM?Dy(O#B7glENKM(%`T(oVbCZ+~MjF-&c<HB>S5{h%A-D>KXTtaK)-RQ?r%)Ldlb
z6|+?SOn@|m`(4JjEE5-0H)VpN)5-nvC4igqzH8z(d1y0;MQ;Cee5O(h)~dZZ^u|eH
zoU^X2>}>;PMC9F5!7r<!%z9SY&x~Ao^{s?TNvW_gH{!J3o|?|cr)I^49+V<u@zKMM
zDYzDMHKHoxO>yz;T<7ON_Nh)Ww~Lfjgc9&*3f_!2XAIJvy8)unmIKa=`@L$s!NiM-
zYKr;HT&m3DfW2-*tHM8TTB4`waRxHG3U^gTl)*{sDt*Z>O^(_A{c4svgVU@@w;O+9
zP#C=!TRcoW<5#w9nOUJ)qf2o)FBXp^;i;=grCgZ_z|ilprrK4Xp3r=mxjts~&*@YQ
zP%DvQ<k0nyyfM5}mAm=6E>!?~Wv|r4{deOGat6tD45%`uh1vnUS$(uz&TN`kXO(?x
zrJ<iPfcnT55uXOXLh))3$^zE%KK)E2X58ue>T%WyEBsiHx1?`qwEBU{icZ6R81ak)
zz2>w@l7LJtj>NvQKRle*sV6uhCxhRi1%I8Rh03DX`4%eQtgyp9NLH#xiUSKf0u0?o
zty@fb35_B`S?5?)dquKc)Oy7%G$KJlisp*qF;up3#%E?bb9L%&*CWHIgO&leHAbAh
zP)};2WJ2fmTlEBs@~>M-!(w@~rK531Xp&ZbvzGkS*`27}3#pOZY=7pNGQCzhSDmWn
zr85-m6oy57D4bE%R>(9Ol@_f29kXRp+ioY8lLIMnW1kvd-McSF-+VZV))$Z}mDM%x
zCaq%3sAk$qSmpQjAo<oDs2a6V^cbw(JWsUQfD2}KV^+weH|g$XEm5qg9_op`=A@4X
z`Q|CBU#}>-#;6RU<ws1m^(!QW%uWuSQ3lC38fO!u0bV2UN6C<J+QyZ+;wzpVZrSVi
zouDOh9$C9q)Eo}eJR#>F@~6#F8f7Ly%<iK5*3ZnFrK0YN?mRm1dq2y67e3&+Dc@;4
zE?|ysktSp`@Hq^#*bHIv*mzb9pw{~bb@&@!v{g^$qA75!R+SAjzR5v)E6hJdi;~Yc
zFD_VU4DD3YWfhcI(l!h;)<2gt-U6=oKDvJYmhUpRD+RF~VVJkKyl{m@x<<pqB&Y85
zupjGkE0mHG4P4+}YR~14HX1@2U<Teuo>ArQt@>@G-UQ)`vnznoqh$gPr(#BuW#fpK
z&D=Zio_&uxUHz&w465^RZrXm4ozinVwU{g`i3O(=h3n}S?kU7>M%WUvm+9)K9BD$_
zVWHSUTFi-IhcT-P8Q;hKq~hAnLzt+RXc{G*k-Iz%me<dw{{_%|a6K%Jt3oOjS{^4(
zc53x9^|FtR1|r-t-MyJ~TwTAmPW!+Dvrljmx!ldQdrj-k_W~LGcD<#kNEie|dfk_c
zOF&JC--ep?h3;Gt?_!sJtkKBm6hBeaY3v$gno>U2LfixVQuQ8w7C6~caM=U6ph~~U
zhf{gvDnaJB3)_XcCY>cpXQ8QKtRyc5+?5~GxH%T7k#-HnFWT@$uMvw#5z_%nY~P!F
zG|$3(-&OHPAAxf7R;}-mg`uI8a?6Z)^5N*vl#!*j5qf)9N1ZR{N7D-$$Guh7O#4i3
z*!_LA-mpg<pxGI0)$j}{`=pNj@Mzyk|0TzA%k=sZ+qlz_>bh<lUgg)bQVEUsKLdIN
z8WcV;M0JbyhZxB~b4aI;TKntqvSj&#hk0ja<JMGGgV?7>b`|)5Nl7vNm-{4fjh>s;
zn(b4zuulDx0-lzZsFdq+96*$arJX!EuO0*4V{K=)hZy^&Bo`NCIs3FVVfF!GwQfq>
z9V?!ipH_`WGfe#=)|GcnIOIC<-XEfUD-`Vpx%cBn({5V|FRo?gwa#JqkeH*RBju4j
z*;V1QSPICZsweK;=*n*8aKhQ+k8bL4z>h)98MjTAF<At0$eb8n!rjMQ{_#DtuxP2#
zF!ygGw-KwPyFxHaS6er(yJ5I@Iouhk@G|`VvQ?|(lK-@z#3%(;aAa=RmsIPDM}9QL
zcm5m?FnC;y@Et^5wGpm#_%p8|Bal!vIkLn3RPnTCzJuP*EVOZI)3#A;)qWvetg9Qt
zmn<daM8;)!QZ>r5TSS3fl`XwmRlTBn`zUSfQgzF3z?C7dQQReXHTyU%L9GBPy?(6C
zjU;>;yCQ<Fv-6#?R<P15BeWf@uW~ig0Y#1ml(;rUE@qgwv)B20RdIQ}LHH%vE$z<M
zgkd%V%*HxWC8SPP_^I8DyatAQb(i=_Lar)cK^D<n^zVHD*~;bJzD8g%Srw*g83XMJ
zU4=QlrB1DDUKZfi*2{`$JZ<YPqw$%SGr>6G#U{-bnksErk>GUhjVfVzeAK{JX*{)6
zZWZ#;A_=!c>E5tuW+SnH#u75ZCw^!kFXgn<&9++(6ZPoe*Mbxw%19E^^Y6h^li6h5
zF&OhNCbmrXh7zQ9pkyE7WoSD>YboGelJ@CQb-mHI3)uzhHl~mEOz-0dZSXz)#V3oz
zH7yG3<_%U_%3`@uB9a{o=7}+*ioufBH0hI$TuSQH_-)GW-LI=0WG#{6FgPAs9(pml
zQj2>n1ZUN%Cr^BnOkQ$4&W{3nDqrwNn>P7jD>eRPcHUac=PKb_^Q79b)yRZeJz6W^
z$(Mycm-E>9E39ejtybETD&$+w%rjwo4NIJqbzs+RY|d6EzRDKyTk#|;LD~^E7S9^7
z*Q2`K;^0ck06cjeu3Mg0ixP9PSyvU7v|}oolw;hq<#U!DXzD)t16Ho`;{KeEs|B6<
zunJ^>zUlfz&`R618xbW)(Vbo$C==_5CEn#E2<atD-JvC#wDKjmx-{F0Zlx;A0PI_;
zYYyd+P36l*B!x&Q5Sf!9d0GOPnRQ0%K#uDvh{vOgaTd#%W;G~Q+;r#i>@nJD?6z7X
zaw>^&rpS^YXM-SGiG>FhD=F-hcQ?0F(ah)>W`*NoL~&;`*>M~ild>7Kb_%UT_m+CQ
zT8f4$(k44EsTKZVKFzB%QfYd004Ua0Kl3!jW5%+Po`d6X`CH=hojSLUv@#lGmGgqF
z1nRRP<YS4qTTF4&*Jn>|9s3n)<B@v<K@4Yo|Mx!N0X?sShkV?u723*z{Aq|>5O;EH
z+ZlPX3&%6XiHkNMfwVCz&es=MPsQd+n?sVsooLe<H=?#m<J@Z9m{ZO&(<P3B2)Zj&
z9Z8}7$@Y`#sLI)M=FXlgRoEfvg{Z_g9Ai(zumkJPARYWP5qBm0Wpck%A>WzZb+5AB
z{aDbS!Ggc)jM2`?p`j6&v3TAUo!WlKAa}$qrMP%3`eed2&gO1N(jwK3+jp0zr`6Iz
z9GaZztU@u*cK6LBYidvN{9IeZx?jAWs>?GbHL@xqi)J7!>q?PFKk`J#ZpR^|4}*pN
zeGh}h-Qr*}b^Xz8_6lw?v7!GLe{n^&DT%YOVs31oWa(^5wln@WmpyJsl8`C$p~pR^
z2wBp*LZkLb$(&?pDS(77V=bheJSB@xO<vBX3v&$H8FRFbzh8Gu8UMUo7OOx^%`MmT
z`4YqX?b993U=xO$$VVBobvtz;2zs`xOA(0MkgD2DbWejbos}Zsg+T_O(~{7F&Ixa+
zU<a7h+Vo1chHCGR^4qVvN6*dUT94RbFUy)vmdrIOiNoN<_lS<dvy7Bx^AnyHRnSu*
zc4kih{K2}b%s*Ck1u!Sfh%<v&MZnSdaAs?i(;OPBUBmpM&)8`#K3{<&HiD4Pz9J9P
zkFv)v`DtV>l*Fl*fOe_rM<jO{a!4F3*WEO$ZkOyCW}@-Lb`8;&P~59Boa5}D6Dou#
zc5uc@*iEgw_K1l|XiP1JuBxF=XX)x%fzr7jvB2ZC6hFYi@^1Gu%?NiwlHPnT+TEho
zeRe7lU8;WYF7PzcR5f<XTk1R>e(zI}U658upJZCv?l=UM>10U1UCT?UqFVIsh)_2z
zHlV`gsx(>_^bWu5Z2GMWlid2p$e^*tlzr87?cQnbgoO<L&Vmm2Aio#!{R`-TeKl#1
zj_()0(!HGbW_wEpNV{-K{B5SwnRu4Iy}+*ni_MNb#Xn?aN~g>$6?Qu?dlHN5vm@%c
zlo_o3@Q62;q<&emtq6Clv~<plwMxgpUFdT+n9k{J<F=XJ2L0wmD(i1ZXc=X<9T((|
zY5*eO%Pc9rvFVuk9J5)UIY3gw^{GpAe)uX3C)JQ;k9OfLiAjeYgI9wz*>9dHD8+`}
ztTm~;3Ve=0Ci)CrO8gB>=c>MaVnfsavT%BvVcA@TdKq7p5?5R^S9#{;=o|Bu!wyTO
zZ#5nRjhnw%jpWWyanKg2mw5ZF<^|vp*fJ-1VPLPM_EgnSG~*1p>hGV}VsUbjMd~hv
zd-roGTpI?oU$NazlvgAxbs$PDMQu#CI#i&@E&Y34OECL8HS*r@UHEB3(jVV^l<Vj(
z$DOBVrXo~TyP2e^s~xB#tzt8-Z_U&;bUyrfiKi&F@f7<)%T_J2wN+VTaU1iE(yc5L
zQ6&%OQg;yD>yyL%M0N(hRxdCWpFHzxC6ha3+?A>M2xV+m3WJi}D{NcaPe9gO(^sMH
z7Pe+4lNo1GKG>3t1_DYjveoNzNCdl3<XfdwO1BDOyseLlv7rSGb>DT0Z@AWM_qUTW
z_ZALH3`UNhn)!hvp2VO@cg@=dT$k}`TYPTWxkouRGCF+NU5Ndx`NnLtyd?PHoLI7i
zXAB`LqUpx8#C^=&@nli<tW)^p-EwKuJPL+yAuLDjS!1%hlk6DSY}IJAQTiR|<m<FM
z*v^%;&9-Ybi9UoC%VQZ99H5#>7YQhvIr0)e3ZByHwTfzk=4`Y##Jdeh!P>%6O#b`3
zvyq%E`Te_M)UcNttFU5J64ngLa@q>)OwPvBnIKm|G>g6~&D?Vp&EERj#AA61)-T(E
z(4!qyUx>fA!FIMDs%(cSX_>t?l2?~I<o&Ae0B-WXVib`!HpV}{%CD~m>^t0>ns3Wq
zWM}wP9nV!%>Kv@81lTWD7^{x4qatO}(ZV5B2u#*-LY$#x@`k|BVUVAEm&A~zV2oU)
zvE7&^{!=TQDv13>68xy(^EDZ<h-*>tJf&UcXY1{yWciQgL4A2uMDR^TUw_x;>?4ph
zGY**)P`V;VMvFkO%1b-eLrGdp^GcS3yTjp@QiX=WIt5P)6GO@kyFv{U`~940fH}1K
zih!Qy<cqk_R>1Ao%?(Y7hGlaPPoWm|la&|0<K|O`D^?Q{BWmWi0x<jbsJou=BZgRY
z{qOZJLMV3oQpHxcMx{U27-cQhC2KzScVLlc92t8y>J80PM?PH!)Z|-U7{e^X-_?6G
zdn3TURp7)(JzA4;Z`2bgGh)-aO;Ssm(b?M!N~(*U{_y#N!4vP+fX*@<G3M4Q(_gPr
z?&4Bpb?*ok1l?h_{mOiI(|Z%ibCZfTeVZ<y+1xI)Wrc#a8oI?~iS}0DQ%iR>H(5~z
zPP-ckyLSX;Lsv9gU+voWd#>p7P|VcVfel{mU=;p3zZXf9;Ps)`FzT6l3COjV0!jK%
z{l=eAsG6~m?FF;;M}lEUP_u1woV|Vm#xuxJ@N(-2DdBip5o;jP3w@SUv<KUTO`~GQ
zAMQ`^35n8FeFELu+&q@+1&J6lq+hDj@co-<kG2(!>GBUP@^ttQMqzP)5+&^8jN9Vz
zBgD<qCLtM<BsofI<Q}K~jfNK!VSi5H#^_&)j2=(x1b{XsJNO1R)+^T_0cQVZ9_Pyj
z!m)sR2mdmw$38jt2OoE8bN07-r&yQkCWMm38C?&LIwxR<-{ePPs{46Y;RWA8&O_$o
z^lsLjZ!g!~*=g#*J!!T{Yu(07La5@WWqg?pkFtl`o{PQ4Qn39&WAd$&aZj^tIxC&a
z^QMh;))f|^v4<fVPB?iT0XQ~r<k17IOf|C^s0_vGR;9;AMP0}V>-#tZgN<kT=UAEZ
zw}(C*omshS9QtlAP$mtB+nAfWt@mtcj!T~3jPC2bhp(}{0`3hs^YUx_?88Xk(EUqs
ztDRE8buMV){k(fW&i^K}Gl|E2pa|D$GIN8XXT8HIpE7Ck-1pce;OgeOXX^vZLL+Tw
z=Etx;ZM-E1mrlm_$78C(HC&C*V*jwQ`uoD1mAJ$-t1>t?ww6|l-^T&>lHjO5a9BB(
zq&L!~RNkJ;%+`fPTcl}_+zbyYsq^bG^qpAdX(D2lh~e>8K1`g;=WmYt#im!%ZP1fT
zt|*fOD#zAH_+4_<k{w2@8F+RM*4&v~zaf|}nF%g?d`$bl%5SXWuPY`(d*W}@6EX)`
zMlts?f=r;%`bA8)TL=+bIGlnjf?nf%C@7M4JnKqj$)9bKMx6W^I*l&Ge3DY7cuWg!
z!E4_<;#jTt-8~4yWaAO0e|LHKen|`Oj10Irt}+=RoppUlxg&QNHAV6B-IN+3EjA10
za9UH0%KhV`gP*8P&Z<jJuwlIJ{>UuU9}0P!Pth%lcfhzpUo3K?R5!wtYuZ(939K9?
zeUT2k&Lc(=9f_>AvDEOjM&5Q6z|QfXBUpKq6!RkSR@tq^Wip1k(vI}Q`S2Yf4riKd
zsaXSX^2BL5zB|NiYi<8|2`9#7+U`wv2;{zMr~^MjBDb+Y+R(Oqi?rjy<r%j7`KcqR
zUw&ix5V$YSi}}vnDXD9}Y1k$}m%_2zK#sSjJ#3w!t5C^hq*S>8_v*?dYc&KL(~*Zy
zlOnU6d3WB`kYC$O3HXtR|5yT+W}kRWh@=mL{5xF7x?Sq-wSPv^_fh?|=KG%(YM&Ej
z8o-bKhi!D=W&3GO_GHW?hP|Hm_2{#%vS3n0KcSu%A<%|o!LKz@yK{kfm@>=O>&o<)
zU%e)v%89K-hK---DQOGoLcgUBWi>X;T!+)U{`>Xwsj}id2^2o!nFph+jezra1aZXH
zA|38}+7NR3<}=6dnamW^@@Y}&``uJ&BY<<Y5Yy1}How)K@G8)5%Ii9IG;A!Ml=pPM
zOe$-O4~SVG=;64!1wU*&`V?pNt&S>9YE6r+Jd;->BD`qt@r2SF1wpJO*YM-G1KBVN
z_GUPdHd#va7}FJtTT>(z2}HP=aN=cli}`%_uPPCD5C8EM%A4<*x*SJl%rdEh63wy*
zrG>cP3ZW07-xaxTe@i9@)vfF>9OVcwlui>~isR>@SA+q(Uy1g2P@E(ku3JUg#DD|F
z-9ntYzn*Uv&a(Aa=`i$i6#50eUc&lfy2ty!iIedya`onku3vWUeBpbmWE&w7R;koJ
z0=Ztxm~5r6=ZJbQ(QNB5T+u9J))o^?5EyOhjSwL;;geK+Zo{LUS?%^C?u$_UeE5m*
z80Po}{};=vj3YWP!)F7-@A4WG;XC3GT&&_GVMa2l{l-{C;YLAt5a|F(L<hG|N(mco
z{{8-jm7geISijX4Lw3WNFY|nQGA`exB5tmtJ`W-O3Zc2i55+likI*#~R89$G)>i!r
z_Ac3mJp8pFUK~MqjsR)~I;XG4=7N$VsZRqwwlY&3p|p-pRUYl(Pt#6(GP+UTR{?(|
zs3fC8F6Qsh=GeXgRG)cM8q7M9E+6IcxigAUrBt-?vvu4iILpgNn?s1jVUn{R8X5BY
zb<TFAnGS<0L+~<4AzY<INs?5JWz5ux%hm*nyF)-WRZx{n4+M&;#We#w(JCcy;#M}C
zvncT3L#E~sU_U=eYo$4(43xuo_|8{Ja{l5;@D(+S3ESmSb{udCX+WjYxxW>1@ALQ)
zzMRV9x4(tpUYG~<<|kpqhE^-2xa*A__vHXQDIKh$IZgye^mpuGd4XmORv5&*WE-(}
zGN&lwmryk@X>^*vEhF@L^vJ;yBJaT00mVSPeN9;<S(YFAWyz$se=x^8=+_OnN5zxe
zA^lk=o-ScuZ5zTS_EWxaZiA0J<R?)g;s&NZ_+>6i;S9&P+<e9wR6-2)>nxoaXgy8;
zUO-|IEJo+}=}ph4Y@0k-cIa|qyXEJXZD~j=8#iGw9a}bY7^1;w`utOXdI*}<H#n8p
zb~DKgcga6j)|^JXIV5LzdM3k~!dqgPD40uj(?^*lC}^6oru*##U|wuH6ESJT<^n)m
zB0L?i2-97dUq&@Vs0t#APZ@3W{egKtaOob`SP3m+Y8W7c(%a{sQW<5x@uDKD*-uTX
zGw2QJ`=q#?m?%*q^=f!uO2W}4L)x(r)ZrUuTthEiifpJtHbN)&DEq8upF-AP0U;1@
zLO23@bL%uTJZdGZ2&q!@#6zU<A$f_R{ThYCCi*YIEnUMT*$AtE`LE{NjO4Jq2UWuw
zp{#JVGb8BT3nz@(%9rAZLnXd1tX;4uJATYbsAKP0m*lwObzsrPZ_mnxnBpC$iZ-$3
zg!Ztum2|WL;Zzt;Ike5g=3qgv#wtR>ZM$_j-$b}zyjGgS62|wt%<*EjMZSr~_Mt_?
z`-dQ(<|ref4(mZ=mlMH`H$vRc3qoV429V1Il_+}deF@}3RLV9u6CdzFd_XFx4|3}j
zpA$a#oS+HCBp4Lj92^oE?J|Y3@^wLogmQT}d1VIe<oCu#DIjq)d6dS8^VNayMFVZJ
zK!Z<%Um*cKr41%vBvw-G+t8m_bqAqXg44cu_zJmQ@?MdxUKjD;+hQ#gmX%`NFEtI<
z-v>egxpl`HMT8Y_il1L@A6GzM3`FaQ2FjiaEt?iS<5`%>=fz8Zs7OJfn3lnaSH1ta
zf`|tH<>(5ZzK6Q$AO=xnYNR8bW+_5iE4aGnz^<78nQ>CT8|9=?=gEpr|B93E6Fk$7
zS3(Hms=vW<y{c|3lqPxNY8E2F+V7X|6{-|Vh)RcUpX0eJt7MTwV-qaFrLZ*4#=tH|
zLdv-+=8`?l6lX7g24{Vpj#F+*#6ciN0F&%jAqbrF@b_awQzhg&$9~b?X&2qee!k2A
z6)yNpr<d49@PmVBND^g<5>%<NiR}x}5cI*j3Uv{}lM8h|$JST!=V?G#hu~EUi!_mu
zAlNEG41U(jKmV3G-V9c9v-5E8#J6m<IwZ!A(qLjO)j_H)%bxx<(1GYP<``=STI#Q%
z-fj8szPh-c4kFwbCe@xoQqoeU#LC`^gMcXTBHFDb^EI}V(is!uiDgJqH&%VfkS9o|
z*^!?ooc5Y8+igj3GM|`|ClDnx2<{DRBZh+H+H3*FdSON_ZODt!g=T&C$Qz2+czpJT
z0I>XT%k`ty*iTrpj6Th;#Lh>;DAwXG^Is#dq$%Smf1uN0DK`dW2J^NbIBz;TA5p7F
z?IV`rMw&usuhPd`mwbg-#?q9r%z@-?#J$|fU;m2t#T(pHQ)=l-^>{jH7b*b3ifSIP
zFaV{k*k^6CbJKw|LO>8WVuO_WC#$U#{SZ<(bnso#MSzzy#@;9FcjZ?uWY;adC2pv-
zTe?O#^WS)5GNL#%z+Mw@5@E$Jy134ajIPGLf#0Ad6gLhjl=+FuLW^;O$fLuIz$5s}
zMH$HCU*!V98c3Z!7k4iX)LgRcS(i6@`0|s2PX_M-FL9kQ3f4z?i+ioeUa>@JbeDTW
zlSB@R(x;gRJqWa++dhk;`)~>e)LWeBBr%12k~Bdw=7vBc2&=p7+n!8QHg)^j5kR+P
z{fAP{#87-3Cr~NT6nts1A1`d>S9`crAaIONcg#GHc`f^xrE!#z?v1_lo8}_@Dpg`u
zm{0<l_)dE;;L%{h)!sKt-H>u1Wi0l+0LNcjdPjrc1)IVUr>}n4u8l{c8S@KyE@Qf;
zZRXc^J?~0`bF&cTRY6>IH_YCw-F9G!p{xV0&v!34F1$ut7ruIaf(bDVA@T%vk~!xT
zL%!zfFmQs2cgsmrMjkQE7;={Q7j>Z=*CYADWYq@4A;i%^*6#&VA;^EUBQs#WsDTp6
zOMMEWWNA|PLHPg$y7jiD?AgA^?cNz2LaZ1ukDuBZ0+vBLiBErcU{fV&CL#+;40^w<
zy4%f%wU@pEFd#?4hlLR$t7-T76>gNUP|?J**P2}XRUqm~`a^P}b7_~fyvcK*??-pO
z?Cn0$vf%089G&n3X>Rr<JUlS2T9aB%<^}SL+S@Y-?fEZH5cxB?PE-Qko@KgUDpC*m
z^0F>Y{hjqe0X;tRX&2{q_O@%+r5h$d(Wl4tP@cHg-U;6vTJ-JGi{p<ikBlB)JJ<8P
zb-;vmM5o=+%btTn?_$HL3~jL9@_Ov`uKklLAvfjsvJ%-prdplCI}isdC1~BU)yi$+
zan9b)y~5Ys0?)tKfx<TTgBu3*`-=V9bOLVnmY%a><8fXeHJgQA3oJ4L0V5rysg|xm
zJJkvkE;@64&*$#W9%~H;-q%a$cRYw^UhlD4CdMX&T3)7*&oztu+haQ3t1&WfF96SK
zvm+k*HsBT*Z+60&(PvGbyQPVw`{ga4HeB$1(qnxS2nDX?7eu)>Nd+AxqXD1&ta?@2
zRiZxr*u~+Y9VbWU^$v1<w8=XmO@`>(?m5?-SN0{7b^XR6>SeP>8Qo>`D3`mAfZHm+
zXWk33i+PRPCXAz{8X3*VbI)KT$FIymXCFS789@^l2IxDmx=}U|-gNuzvnd#EEl~gx
zet(s|wT==w(nJ7p2J2=WHe-U$H&m<y_RDA8eaCM}x_At{pzn4VMqW_QsD}}YuI~)r
zlJ-c3P5YJn@#-j1mjt{wri&Q7hvH6#sws_#<M{k$Cj#ET=fUIc@P12ju!jB4JSlCL
z=3%_fCYI5A$PqtMwdNl44V57t+UuFOuh4s;duPZZQ&u_s1jZJQ#s6&u5p%Y;wqEfj
zZfIS)7ErSa4itIwguoOav~C@+Z{p^-W=5SZJ;Ra`<>o*?Z6+heZOAW)0%6;h9oqil
zRaq<|sW&;L{ASR|;a;yt`dj<zjF1a|C!_=Oj55Pi`_t;3k!;}*&5lq0thBQu**gl8
ze;bp*6!TB%uj>fgY4SN`GJf~hEbZy-j<vQ!Kcrrb+wPk+FZYP5ej<xD&d57aouWs~
z9m&SM`0|KXd`o&L#4YJayre{Qk4**G$ZB53hylf8s}MEGWp017ACUeg&X^YHd`_Jo
z&L_@0d^_BdC4a=Rz>T%>IU<v}kw~KSzvt`ByIk@DGikVsMwM%LRSV7G(eCq0e+*Y%
zO{d0@qG(SOLV3-uU)*K@vzjRCHq@_F&4bZTb!78o{zNWQqHaafZk+C8{^#bCEsERF
zds`|ruI^=c_2Jh-5(Ou2_ULdgpTXrGI<TPR(>h)T95RL!?rJmPvv892_=wc-ROr)|
z4kA=tH#pSf5rAE{tYJab=Is>CrJXHmWUPMATAag97eObP3@;)x7hDG3T&LZAJ|0%A
z+r=i}bI4JmEWnP(H$91ff7tsYq}`Z`VMS+N9(<Ow?N#$ow5O3*Cf@_dH08FJdW|zr
z+oerPz&PyiDc#X&H7bC>?G``FK?c>!mh)r==NPx2Ntfh1ZM?lI(V;f$;m+X3qnBM?
zZw@}|*p~MLY<}XlbeqM3moRa=AsI9>;GvLPkTCZuMDuqOS-Gf-hy2lt3Y!ATLk{iu
z4sNEbY)qH+OGXK3Z*!%(8j}bI=1riS)*))vcPw~=-+eDi6d-n0otAGnC4V91>{0R&
zge=Xxlg6j+aFr1A{?)Iqba;uQt7NF0mpdozQ?!k!%bAwILM)I2-IcZcO(w4A)6VQl
z;G$*><gTGH8|M$jz@KrHQ0c6J&xTN=u%<^tBR@%5Xh|jK{`@NI;b&K(^8)7@ZgAnw
zSelZIpdQ7xJ>W#Sl>IgS=upIWTd!989s4($;H~bSWQlVV+m0cpf<$Gon<c3&b{TNm
z*^xF6i^jQa2FF?U$+(!(Te>!`f__vvIAh<bhuun{`XyU5-iX+-U8ePQlBT!(6VDp*
z=gLFka;y>u@8SWXU`L4VVYFv<y-4F1SxB`?!P6|V3#2$|=l&tkTKq#~e#tAoChNhM
zH3Vg4mKm}(IB{v|wM!p(3`xySMl70M(yv3_d<_*5KW&*G1`X4ViWRdGzrWP8s!6}t
z*3q)>IHSi>+(-C^(=Lh0GGIx-vh4oU<9o*m#&b}FfR^=?%}B}-6^5bpI~?LLeqS!+
zdR0ph5s#y)2!9G8_&5jxW;o1?@DnFNO8iGKlwLy`{DWU|ES1}^&l`OfC1TGYlQKX3
zG4{5L+KuvZ1TRNX;;|D_Nub+;O8*d|SCC`)lTAZ8>Pcr)H0^Y-s5Ch#WzZhx&y%=j
zv7A9zeCRF`Q=A{-7F0sNgk97ylWQ5z7UpIA|1b$|A4!Bkyk87IBs8RS;spr@Ss@xh
zAiF4plxSibLXvtx>t|NW)5M2E=x{@GLv($H-X2kILl;8Pto=EI)-QwcV_-l!#2r4U
zBZw<pygHJL*j={RaH3KinjIQdm)VS<CW`Fms$xP<wh$g>GKFyl%najGJ7vK;nQtJT
zdbHID6}~GjL^FJbF%b>YpCg_lr1N;@U+k}f**7HP?}jPGEpx4k3E{u6vJI@itim{I
zOh`QCGh7rzIl@)TWRcBwJPE=><P{XxQREZALD_s{2wT9#(uQ)TM$NV-*U$bWsp9?q
zi-wn(*7soe!AO%0PDPwi<8shAqEi~mTXAnno5~Og1MGsMw-1*71%1_bnE1!@(y7KC
zIKem?ICpAJ9yApyP@*?dl87vC^9S5#lxdjS5ssMe;hT`L=xxW~!aW()k)%9gm{)zC
z^WC}2i_oQoXThShtZL0NONQlEeUwUhNU-wK<44Ai_Fqsw*Q3464nth#Pg;2`gJqIw
zIxOY?2!Ii{31h70ywu4I#82nf$N13^7-|ux86&iIMfC^eMBP}_o3P?f<pJ7YDGYg}
zF!BVc7-n@on>Ix~PY@awArS?raj`E1{N~%kvB*cC1t_-j@HLUIp`@_wpRkQSedaO*
z_x;L<vAZGf$2=coq$RfU4Tyb0J9r`55>zR?5P07f^cW-7g=CeLk}u|&bvd|07>M<8
ze%K97d<`>J9Tu6ddxsb4)z7lYq>M=?ZN6P<q#*4Ok&*O31)`vtbZ#IQ+k5GNE>_jm
zObN))2TPB>mj<uLbek?LBYScto>c316N6MCpRo|qMgTYyxL~az5PcWk1`UE&@J|dp
znM!HgZ^jU*L`mu-H4&>2$iW5VPOF(?6sfjHsEvRVUf=h?4$_7GLC6l_xw`U{iCMoW
z<G1Sr<RAnv7LkaeMl8=ZP_;Rs?l20yNZEj;P>BNt^vJ8Xz!+8A<dqze+fd=iyUNBC
zVKm%H;qN=H2%d+ORvjh_MMfdCOm>)980b5vsd^1uEIgIy$MZfACkl}}+i>qZ(;p8q
zy4Hk}G31$F@c5|qrMtM1BH4q)nwV2<t#{VtnUWdvvctNhp(IjtS<je({w-cHCZBPL
zN8IgueHEPHnmnP<$O@<LzSWYTnJOf+*W+=88|<Z!S4U+%Z)H|(EqWu>QO^debc|nx
zex|n(`V>W{*X)aw8tey?V0H7`uQMG$DLi2fJ`GMbyyav$=3a(6ESaGs@sZXAc8q;K
z=I5G?j+NrTWTdwmp)%sMz;@H;d!4wSJ5a-T=7vjR7azB}kH!c(Ou`4w(VrXfuljD*
zN&XJ>9AIV<_No#0#M!G-!_dcjD2>*HVFEKyPxe<`;**9}ig%Vg3$@E+COUMUEsHR}
zp?iX46X0Kn3{>xVB`J}j#XMK$FcTv#T{Z^<#YEA~!nYcErpOm@sE?kqIQ@41GJrBX
zfI`?>Ls^1(C1KdJN-@!+E4bDi82FRK{AHYs&G1BZ<8)rpC58DAX`ubA?<@N47x{UY
zhA6jC$=<^0Gkk`&{4>CPjn8HY4ZY)jovr5MKDxvE@RizqmzSOE#tUNEPR==|w~v8l
z^V5{s#ahd=nfD*BlcPz$yT$2;dwCzQ3m+DBhzmFb*#UhH?Q<TYBs?}#Tn|E*1=<xL
zhOpSBVpedI7fT681&@!K`^EM0L;s}$_jJ1(Y4R+j;`B;y8gywGN&gVNX2A7xs(zQ(
z@=GgwwQZOz|4YK2!_#gjhXn4yrtk6^Xw9UnOF?(Rlkznjc<xi}mAB#x#>^$>%g{u?
z9HDg6EJ!XcDTMZrL5+LBWg_Bke+n_QmMADv(q>4qpUz>BDv1lcI9-2z**M4x@XYgK
zSigqG9|30}TzgDX4==)Iy{gwPhGqD5Y}2SP<b}052H7ydt)(^iGsKs7M-wSqW53R6
zPi*ka)ysMg;fp}>dB5{KwO6d#hHF$muW{pV!E_hvGPTVYb2M|PG+p=%PZt6rZ@(Y1
zkuNk1Y6LG(BBsG^>k<qK_;|7^2#?HM`V!1mZ;I{is5fUosJzB{dVh4Ua73Q}!PhrM
z>B2)xwr$(C`L}J`wr$%sPvf+0+d6IA_}a$pJCC#0%xfO9l7}QaRkf=g2d>ZjdT0%+
zaI3Eo8U;M(1vY;_Gey_x;Te;s|ABz;P3+kc0q*TgCQ1Y!zj%_Nd;MiG@XWFbuR$1%
zN(F6p2E3iu>%=pl+Z;)S3I)(vtU7%+HSI7>o!jG08?U-Zoy^E|*?q<kS}nj*^>Dvn
z2kQ+?GyZ9R=Z&9MfrJ>aWqbRAd;2r;1pNa*UZJiscM!E|u+g^~gmyuBmN|s$nG8&9
z<~0XSKvu_h`<dx(fI=-nPhVEGkhDp&A62IgP&<Tv5u50?|F<4-c~SqkeQD$p#pM1v
znLqYQ5*V3f192yLI_40zZ9Lfcn;tv96ZnAnrsyUYQOB&8j&I@Z7fwF8e2n&x^LEon
zYf~Gtn;t74zYWv-E#pcRl!pPeJ2)(NounbV=mb?hp6B3EC-~w#+nZ6hGs~e_uOdpr
zUl)4~=<I^DxOw5FS^*dYOY&oIwHS$1O5!4n0U`pB<e2TvJ8uYAKDX3N2PNo!wsD`I
z{W>{`y}7^g1SxPK^!?Dw;|z|y>NX`bDFADL^-WHnx;#UzJ*W;P(}RS$aEurepv^YB
zH6R}z!omF^H;NRq42(<lW&FupV(7ty6pLI|T?O?TW4@pcM!U!Y!XO6EwE|YNx&;UK
z{mQCOldm;%giban@fFma6C(5|)ibFJ9<nM@J}vbRkNrxP3Dc7=1iL@60{Px=><X6?
zm1@<LGU+Ack7UlFX7}-yqdNpEx=Y?5yOJz-r|BXw%ibuzb4+~Wm>E|JkrcEBdAulW
zO62&}Yaz(uBCy@nyJ-XYj}ty}UKKssj*hV$F9l_GR*#LZGpZT>!@y_Lz#^SM6IElv
z?x3tn-BZa?PJu^;_7|y2_RbcsO3JrEuA|Mu=wH!I3m77(48E4-bW`+$+2GU)i*XkB
zuV}9dd!6ND?RPMRuP9hqO+m4FT+n9ygTwycac~VgQe2E^6iNrpoA{$8LyU3i^J_ZX
zXG7Ir=)3IfQe}pbE%Qd3O9$0I%YuFJ&dqDmpNS9zO6lU~Id$pe&IPTRg9fsv2b<&~
z<W_HO_=Yh@Bf2GY?-#RrzK5A=C?=x_38vm`PkTl7xAX`fgF$1*s{)ZO6F-V`Sdt@z
zlIY;U<jEs&Sm>FegOF7JUWvClh@fo$PD|gh&K>sJ{L9xOqU=RuxHf8|ktF#{fc~CL
zN0y?S5Q{=SG^caM{^c<sVv!s1q01+3(^r|2l?%=IlG-n@Fg}Y<CgWz<{B_vDGbtVe
z5}jy;{|JE~ml;xc>?bdUIC|yU$biw31%h-2;uw;}pPvN}L3gO?u^e6kSNGvIVHi)Z
z4J3U+JfxYso(F0oq#A<p2}Kh;LI^Ludi==NHrl$P?W*pj1i?b;?+k}d)!<rMR(H@W
z?}!EEz8-`yfgXb1REvr6#Gk|%!7~IMKX-do`UBQ0fY>aQA<e`fQ2qjsf~<m5is|9S
z#N_b=p$p_+MO(7pv8G*N^#)9Lfqg8tlfe<O8@=@;T+|3oR!lLQ>E^wO>&zW$sPy?(
zrqg6Z)XCC2qU#XZeGQE#hdaj3W6c_XIe68HUnnBc&ih*N1a--Wq~Zjbf`{cm%!bx!
zWghp_L7H<jO$BKoOgkH<gEry)zlO?)A=3joH$=Em(8Sqks-pq7=eco`K;9AuLxoEJ
z0Zcu;1q^79%9~_SCxA+mgFP2Ju#h3H+4h-ky{K~Qpd$uS+to@Ii?ID{`1P;vs`7l4
zWq%^~_;O$WLopgsN{Ec(v2K1Wv}ng-SlrYK>S`@oWVn}V7!&t*j18jW4U|9uIo=C2
z5WokwryN^`oUSk;gm#gx;*q`q<@(RR**Qrx^*~UQlgPCvmz7eTm|6W^nU@Vi2}$G9
zL2c-4R7Dbgju~FkxL&6ULY+N$;b1I9F+P0)sT*prv|A>hIFyz7jFIkdr-5HuCA^Pa
z)x3gwb9QxXnGydeU&^QAv*gylynqHGrN>+0R1&uejs0(e!1|lFeKqoe_yxZxxf-Fu
zGqCgMfvhW@AN}KVvoy~}kZ7irEHHhmcJESNTBSP@dy{C)Za8tQ(VJej!S4e@#RvZj
zya-%jYC?l8r$NN5f8c7!T#KC`BC_soowvp>fq82u>#67u5UrbcZ;XNig$CCcwy^X_
z<IE6+l8M6u6nx{N;Lw31y}v2Aa=$iB%nmi;_PVt2QyaU_il<D64l(K)Rl##()~X|(
zzzHW#_2Rg(O>b%TCLqtL{ZR4h8B11@hH<GX(IF8Uf7wJB+*hvAU?QN=Nz-P<jaQ&x
z;42df9iBkxEmoB={i&;hRAq})bM;0XT<WZu(0BIrnI3_OYW9MM5{JUJ`C)!hcwu&1
zmg4z}JsRnM8BryeM6lFB&%8+B1>vp>tPgsplTsBS_bx(^bt9C-C^5<yPbLX+z6jX5
zqk240rU}Y%_Wy~&yF5)H`WZqK*USOL8$XD-$L04Eo*+Da%}UM#Y$s`i=!1c7pMVzT
z6x8WU3Y03)gB<C;#}I}>VyI~IQtcsyAw1SJfwPQxN{pD+;P)HXG$jX7fi|e~45(E~
zF<&N#^pb2Tx*pnhOoDJ|lMf&FI16doD1!}7x%mFR?@I;B_HAF?Z`h9Hqx^-0<-(<c
zs*D7JM+jB~87s|vEL=eawmXx+`0A%pg!u%1>_EPPW|Q%;__TY2q^N>fgVwnd(8dtk
zD~kFiD<@ZCT8J#dQiqJu(<@17I_&TR=cQbjO37-P04s;(iFYUq<2Ww@X@}37SeFEA
zkgDDo#XknyD9dEix&d%=Ee`yB?}3ed<c-p<tkkusOTJN<x0(a}=$A|>N6TwQ!ebAK
zFEuzdH8h1_h`A)Cs~Y7H!71Sy4W)t>zGBr)8@*jk`<w`RT317AA9j@0#>{ai%vr((
z!GfLvHR};v?2}cOD@g}hyE^&3M6<WSGNHU~_xVYoTN0>tulfM#(6tEQ=&hEFEJ5-_
zlY={R7_G;xo^8AXSm_90RI;W92J`iO;qQNOEL|^Mq1zMmfO(k*bm&W#(HlAt+hp<7
zS>ed`OIK%-X#1bhUU?%&Whv4G3=!sqyZVhHx3I)p?F5^hF#4BKr@MR`tru}*5TLpz
z#XA-HIxt!-V`&!5aFuR18^hCwc*q9!7`m#26J!f%`U92f6O#Pv?1h}E(?xQV2NQ$}
zdksgd*jLIMaPSFT$WyrNxJhh%@#=k?{z3;(Um?xo%zO`Ub6JMiE;eubThl8F5vd2)
zf~^1vgYrNj27sYL74}ICS=J+BDh`>>oMpkg?5KRbskxz))kE2~@}jrV<C02u*xZtw
zqHZw-1(80;8`1!{^h7Mua`nim1PZ&#NC+;15G||8YDL~iS_!u1-_&f1*uwnj$4X{s
zjIbiyDHa;ZEP=7YDP+lbEGeU?Iz||~j_I7|;nUPp)5O`_6ZSDx;=?z%&{`YC;0oHN
z2WLcxw+~W#v7mjw`nPcWEtXpF-}vebL)mVe^Ns`^ydO3QBoFyX=`Hg>s~2L6lwe1V
zL-v7(;<MI8tX(3yM~go~KBv0bw_Af*d;mnsxlA^W7T_bAmWwHs3zNm?L-s?FPJSR1
zm57==C;0=N@zT`odt+<!&q!ak<=CwEU*^+|J}BJpO|_C6dboXcKg2DLo|ld56H(j2
z7`5ludMlrG|I`fm4N8@3)wrbU;X98GRpIi`%UEEp(P!~oub)^T#Z3KN$7xC{K@}d-
zE7NYxSjus>`#zUf^*@Gr^<RghOxm{HzehOv9>&vGYx}M%b$+fJ6uuH700wLKm?DdW
zeN8VD9|U~Or^7!FdDrDV--y`YUQ{%kMja*!&(8(VYk&Gd9Lxc_eLF>BF0ej$9}{|U
zumGo(-P}JXt)YjVJ#<y?K_mETmxFZsDNI%UGY0LKEu@zSKWAa63HUl_Z-2@ITrU?j
z^c^=}0!|wg{N5UR7q!2AE$<Iqd{%c~`X7AkdG8Oeb^P7AAbJs#qg<v0o^HNYOcJb<
z64PcHWvjWL2_PG7b3wBn1u1OCV}&T*iaO?wZa=#yFV8tWVKE%_58_C<WTCc~;ITJS
zp)C#~l&Ond=J0!RDIP3QjRN)u98)}0HVUgq*FMw%-kUoFFE2<4gV@?*(1X;SH=P62
z7T%U(^bfDuG#x?!r+A@^Q)pBjP)<8ULccI43DP7QmZGvhLuLn7S%wCW$+G_7Syw~)
z7rn78%|ZgJ-=;kiWNc9^MtYuU-0ny4wl?2U*Vy-FgRnSlY0s7fQvGs@sYU%PQR-(>
zJTo6F0{Y2PoDCOVu3TOMfH-{#ramUEw7aLHWsP$t{5KCkVEMdz&%wTJ;Ga)=*jFW@
z;5l-MhTS*CKq#UR=S?wf3L^~ATP`P{YZHpYutQY`maH}hD#q~e|9#?1UgoIxAN;l-
z=BxHV?PVwr9Qmc-T;Mh|OK3YaqyAA#w%gTyjTIlnXmIBTC>E`?40uuXUji(3V0{^)
zXWqy`H;Qq=EIOO&FC4V((_9py@!FLNG=y>6l=r(aVvKbvf&_er?R$(?)u3(KWnVWV
z`%QoA3)uXFwihDZ>EDDxfn74|b&f?n1sIlw^HGa8-BhlO!zq%9g(t9^jLH=XOWMkR
zMQZCS@^bd~4&UYl0pSqZgqPUOY;&)tIdHT4{lKvh`t}Omb-ld87oTm&z$&n&&-4S>
z$miOU78G#}trsq<bf^ifEk1G%5wa|abHRP~b6|fc(xqPJoe^@^KE(jXN8Ek4EOkgd
zHRf5K*a>DVbbUo{b6dCF`IU3}e`F!Z7SM@#P*uW{^Q&(y`*tZKh|30$&ZKzPv73bg
zRGVZsa-dkGR+{p=nKM;LL#<PxRY89_k}{EMN?gl<V5%C;BJzW{HFx~@-q_Zv?b07-
z$N#*8{{U-IxK&eT;9(2F913%z9EJZP?O}-Su?#-#A(X!1Fb84O$fIi$Qmh!SFOu#t
z`;9&gN3Jhi=TKt;0NeBXbB=S@T2M?_m6%7iRYm~8{0cOkw^K2?m*^QD!|c2LDe0Fo
zsrm))6%OhZGhh<N-6&yg&I9+Rr4@iNL?^yC(h|!=cs|w)afwHG-d8Khxn#z3M7oab
zTZL%(y>GfYRGm-ki5p1c4bio-x5ow>MeRqBa`ND7FN%b7xhp}&rA5{z3Q@;3lJ_O{
z_YrX{%_OFxJ?sd!k9PHz0L>*Axb|(+IzkJbX_YWd%ve&k^g{JLA~7#|?+lTTy0i*>
zE+IX^;662tQG%AUUxQIID49`EE9&!hx;J9yL&wwqhfiZ#*_B=dH=oFsW*BM_F$yRP
z>&~jC*j79?&uKh8fZ!?V_%Ac51Q?@DKi>(j36JBDfW8kl*=1;qj0B4lBtsPJH$wEe
zngqw8XPRTk&mV?G>p;H51t3}p`2oo&*r`uf-R&)sOUgbPlsfvRis?!r8JWOz!<tYy
zT~>8EeIa>U;?)o+@Df|1CZ)hp#aI4>UWxsckSR4ItL)4o$(uyDY6MD@_6tbi7QYu<
zgRm(Ry%N+?b%VZTDC-Q{6*7p4?v@85`>}d9<$VP83<N$aawrJH{g1w-UZ4RoX(FYk
z+A#$Vl^d5`mOILpB24}QH~k<{@zYfOxCpoVX$!Ng#JI9Fs0VH0S$O>ckHFiZjR@st
z6zJ%UGBnG!P@;Ai)hE!YUhNhJ;DoWl2Ln?Y76lj0^EU3&@_$(VrQlCpAeVLE-*CdV
z<5)y3e;}tBzLjvf<ji%Sr79q5J48#pd5$@!<Iu$8c@Hq8$la8J0a{`>o?@Oo{lTXc
zeH6XnuP@PC;Gc=$rp1gL2BCUgLewnvp8VkECiklYdSGpOQXl3MdExuY8XaCREKdfg
zU_3&!`^KoCuNPn#u{;TkYV#I?)LdJvse;T=z56pKKP2P*q-n}m%b<E<P-jGo6jW`P
z`?>3m5Lxm+9&k{ik~mBpG*GJWiU=1JNfts-LLSsbhLVUqD7glC{Z>C5(CByT_7J&Y
zk*SPuqmFo<D~P5_?%HU?@q*1_#AOYUWP^@{ba*2~PFf^kaGt<?sWALgctpzzS}eR-
zC0Z}M(LHXU^qg_p=<L?h^-zhEFk~(mAoJB~oo3V$&rXbkicm=x%!H-#VoM?=JkIHf
zNBmUK*+KQDBZcfI2rWaY<C849O%`cHV)eGn4W2qdiH*V;gFBtTAEQwkBRHvHQ==t7
z>EML5X@h8p>P6y7f3X2R%}LW_>Xx`#ytpHD$X0*Te2@ia-ASV^w>=w~Bhu*W<5^QL
zL}Ue=uTeqmafgEq<KKOVUdOW$n$12TmJmY^Q<O1ptKhb#f!HFT^?0&tS*Wh4Ehodb
zMfYlKI74!#RZCM0LuFc%Abau#-@P_RXiQ8^Cj2qq&4X+AaX&*a&?Px!J~u3#20~=R
zkn+zB^|`g!6aB@fOE`2tO-TECAh0SDXs$zt61&ROZf$0jCh6G_B!Bxvc!c>9QLuje
z(b;)yp^W2w^2a+e<}#9r(j1)iTd7;bGUC1{4_enPK`>V-w>pBq+&~_B+1Jq<GJOJr
zhi86V|AlDe3f;qx3Snfkm1A<<6e3fw;+F?Y>7n3@`Z^FYDbf5_E{xI>DGX)!n5|C9
z4&^Q7WZr5Q#SvS)aN*|I3)Ai$)bS~=fRrhbR`?ls-JT<*ht~Y0m;+RkLn>W$UmZgF
z&)*hDE<5kWl*2~6d{OdD*zPugV+xW~E@!Q6oHAs%$k|_&Z%YIowI+-a*?irxcTa^l
zHSi<DvIC3qc7wwe=!!l(PhYffNW;*7ng<^x5NChai7TU-QO7e2AwC<?78cj0>R*Jc
z;RR4SAkUMW?pE)#__I6sVGg~0<05&STWWRmj3zP5ws<j)k)Uzb3T?eP3896@6_Gsk
z4I|`PP>X?a`ufL%saFM#Yeu8<D3W)Ar<o^@w`pO5P#KE}O7>&niu)zeiJ(`;IqNmF
zz^skmka|U04vwi{5t~W?_q#PRib(YjGK?Xjt<-udi%uyaY)ADd5RDzSISkezExZ@B
zm62B>d;fl@RT!e4Rn5<zr~Q|f-jc?jT^bpX1O?+2;&_9vmmHN>z8%R>IkOt4TbG!{
z{XJmO1}&3=EQA>G0@f8xcH3YO>N5yE;;02<OpGR3j@|td&N_bAk(Qp>2C*tmG31H6
z3lmyn84kYhPxLVj%Eq~XmJigi(|>$9>ZG<@J{;r>eFt^^kMB`!-wSqx8~&dy3g1If
zYHfP3d|uxRfNlToh4r`3KLT6ME|*(jb9J+}Z`B@~d8hPxE!{&(dG<D)@sFn8T6>G3
z{TWf_?ZV>WcI(;{2MCnrwfxQCEFB$QPZYAWzFEF|F0;{c2?2fk=^b}`fbWZRLi--n
z#<d(fE`E(`FMgx%+sK!VOTwP(U|RXl&*Qo86Suna43Fm<?#Htie@EZirjIv?pYMpD
z&!8&;6To%b%Z*mkK{tKXTyN=W$DG_!iY&<{C0Qae${1pE!W-|pT>dF8&^deE{v=*~
zI65lA+?Hhhi&w-cL)jk<1NhX@kIQ(sNEL6>?jf7<>uvVBvD0Y_Fj2~VxRdFH$x8K<
zD2ISBG;NAB>L8=$)ek+^-hhHbzPqJdjdhHFV;N_DQGqLW8+qQT6VX4+k+hWPSTv|O
zDhmGrmQg!1mCWw5NO%3-1oR)e8TmvcdYDZQmaAmH_ezGD#EV~pDp~fk#0n{kCUcwf
zKPPn@M}k1>@SeKEXo*r5HfuZRP+PsK7t;SWmRMaI@K;`2Tqj&xi#(z51(1Td8v3wT
zhn!teHM<h8VGln5$Ri1fkd1wYfe}C<JTp}B<p+?GB^@;v(eFqiU$z~<-iWBrnEd~e
zW<K;pX^cub68y(#<YD8C={fPh)x$Ot%17qzPJ#Ly`MMCItTU0Yo6Sgux)#dSzxY(I
zaKyBNe@Dp__^+GcAm;I^b<6g;H{ZDvuk7Lc^0>Fy;eZ``%iS~J;$@=XlHW10Q)TSR
zL!}JpV^n)eieiDH#bN$hv&Jft0pEUF&*#8O99x_H4ibkXh46#r{KkHFzL(GKN^RVf
zjJIZC(ht`39^4wIK=$B?ECpQvCyuk_5OV5BA><CNmDsY_pU1jS=bCyxf8*(ho>NGn
zb(JbbkxB9|Z5EpK>6c|{h}r!iOjh#`J3fA0KH0AGqMXqML4oXrw1W8I1D*f>!f#YA
zhHrhTUyB=*<xh)p7enj@{Oaz(r}n79%!`L9{!A6vrEotP*aFJd7fMi<Fn$}SHns7U
zS&iz03uU__+=gaR(c*t<Tbi*&+7uZ%u&$lfRV%@g<&FKdl6q4Y4Ck<_)6<-s9UFNN
z=x_TL@}qI02g0Df(NOnp^~|wuaqLPDofa9|T!d^eJexzrwp2Cd@AIS7%C$)atbLJ+
z@Ij~4iWGaZKy|?x1uwDOK|(kS)0y>Mz=j|Yh9FTmoSF8jNHtwoMQKs%t5|Z76-UmB
z#oL!4MuSW3nE9tCmOocHnX;p7ebriP%%$w0pa#bBnSL7j|4Q^jc5z>6{S6B%W$t~A
zHk)?!IKNj>2bDrGyW95Y5L3QV3y;G6kN+|7*bY8fs)0`VP8e$iY$A3H20fEIkSHGZ
zM7SHIbxytBt6z<=-uB`hm764?8G-zh>e+^dj?tMK&JP&iL~ls^1`;T4d5w&BD1$)w
zux=x{6&-@4L9EEg1W-^gldE_6LnOUttihTSMxq7A0X9O@piM<r1zRHS8g8sSe{Y4%
z4~_>koCG9JLMuP2kr#NkP*EcZUiEKUK=%_8bL_X9t_>`R%@HJ<Xa%gd9*8m8fBRT|
z>snI6PfQ4GngWZSIPk9xmQ}N!6x4L7z;i=n4J?=6oM@HOz|(-%#DEY!${yd#T01#=
zN=si#gKt(O(L%xFt~WoN%7T79zEaIr8kOkBF}5k7l)Z{R-4VC`39KkX!O5=L*~?q6
zEtQ`HzGlJjb{k5j`=c5~b1BYIwF(lWl!QYQ;l_hJa{e5ItUT||@XOj*4NFNzT-2G{
zAM6DVL?2-wp@E6e3nm4{b73>_8j95jmRCNCt7c(aQaBJLzz6kfX?GXkA>|)G&p3^f
zR>1zp-01&@7XM$EvN+zjF4sbY6Hj6YGHccGp=6oOYbijP&2d5jVE$GAM2>(vS{yk0
z9us&&P=JtL>hBexSG@XWjF{LN1fKB={%j=ToaRs+DgFJ85D%sn*6Wqw3zCscXqE=M
zgLKur_LM)Za%Oz@d{AoVINj?i0;HaSo6JDhJ?-h1L5A*p>UbikRj8(Y3(XZH!T75L
zO+$#u0Rl7U53|tL9UHM<$rH+bKM9UQzKQvnPVSiT!Uzf2L#18)kvuB=+T&>YNd~Ch
zWE`fC(!DndWbOSaGjjArIGvU01@KG7DPHM~A^ZL-g`^g6hGr*7aF!=T^dhe@xc8h~
z-3GQ`R?M1n3=pK8VoqisL3~MTc)GCZHe|6blcz`teB!pfNAGqVpfMb<Qw8oD-lXUz
z58SQwWNlEx4e4i?-%t@~D~qA{!_ZjSS$KY|hN$ddnP?9*G@$<n)J8*iX?>Cx&k&Ze
z=PhtV+9**rM?Ds&<*sWX=<~@KItpC8_6Vpm;0XG^NpbW3Wq7(i^8>a0TKVPlIHJyR
zhfp#t>L7A`80iIv$1}e*s6e%Ht>o2Y%d1K3yvoJl=>GzgkV%mHYxDM9g_Br#Cs@=l
z)lt?{PgC7MA8;vj(J`Q-qHR^z0X{J`vasV|BwowxGNbW#Z&}4vs5u2RHg%0UrW`j=
zVQQ6{f0WOH^`VhM>1}H}QEW6CgxB2Qlg<WMjAGv5tCg=6Z?%@Daa0)V5AIY{Q6=T;
zAV3nHZU!~~+YR5wBX?OUlg}U+4z|Y@B6~-6R!hx50<EV~EAx6vR}{YQEY3}SgqPWd
zGLkIyAre~x4ektDbXvIy9jHzYIeKOI2alIcn8OLrVO7N@$*w3Av=GUf3JyYx*jFz_
z$V@~(6`e@u$d)dYO)<k<Dhjn7CsnhSg#Jf-_rDQS*Svm~ofxYNL3PuaIz9}>#{5jf
zhUR&kk&=Z0S?~-gWr<3W54uNIWhqQ%7$^1ERm4kq&>3{7#ljmEU#93(hFIn5af-rA
z2$BMBcC~$XSfcg<^(Cm4>;pzAYDg@>Tpf-Y_%FrI9_h@r1B@wB^sBbi?J%k{DUikz
zTq=8I0n$YAEO2rnqTw>9I#kQtP_J$~nj)H4V%pD*oI!lX-n<B|=^j&nI@3Xre&%Iq
z8slF-M7F;UneYv0vtUq+wkj_u+crlV)j_p+%pUx1e)w@1^sy2ZDd{KkGn&RG`n`+2
z<4g_in#Fb^Y~Pm<xpi{wG#Ek5TV<+YB{MnpGAkI}UvbJrVD|RCSShhVkj~(b&nWJ2
z{|dcm#CzZeua>qU5WtmTQti3qFC3Q3)3)KB6p>fgZ8ANe|0WB%ZujFkx(+55<G3)p
zyvC$N)-?^gfJ@|%7pFv^xOF6CvjD4zlkS#1g6gf&eeuEAwas+@b5|qDpEGcvjVh}i
zD}-2;Rtz0B=I*PnrPWu6ZhWOhO^=)ve8Dg=H$y)*pTO{wr$&Q_OHQ?1r7~8eq~~9P
zHcN!r275u4HX0lBr(L3h<*Qk*$?b+^8JFfTLKBb7UafaOnTOK`9Dl)Fg8x!QMHG#u
zXe{pLg&{!t|Gs+OS|O7ej_G5E=!%N*wK|76kj_>~89#H|(O5Gx;dEq}RYe5sw{3)L
zLT8@i=9GAdNkJ1UU>+#_TiML+e);sDFK7)>McjL)s^buSVUd^?f~LVRWb4-JHztAs
zwgqY8p8g6Uy8?Mlr5h`rPO=IYD5-yw@sFE&24a*YOypK!Htlhfo`ZUtNDG`Mj?baW
z#L<4`+Hb6s{%@guu;m4pr7{PeR#k!gB&cjklTNI|EW^u4E;U@b{)^~}$;XOdu53`!
z_-qU9rTZxurbDhkM<J{^(2LlmL$Ot$mR^R%X-s#-FK`+FRz-5!f*diDA!YhOq(oU+
zhQJfe+mmZg-1FH`wy`G$a1aYyC&~SXo;x@G88nbks^AqGW5FTIgMw?t12*7OJybuW
zdRJD&!pflH|2)RIJFyS9-3I?#DL^7STykEuw{GUiW^|TBfXabz&nla&q&qg4RC(BF
ziEk2Drlo5UJAi1rQ!zDq_N=jM>D`XYx}<0E=!%)I+Y8a!4t&r+t%=q-qo1D)x>yg)
zf|I-Gg-B`~8nx=m9Vut*0Yi0e0_erusa3svikY%QH?TScqmi2N63Z={*tM!FiwuGG
zfLaSqqApy*TJ9y!q-JoGl5*%#-AMDC{ked^pwG2b%l`S~Wz>IMSv76(y@&5g9sE4H
zG7<2<%(k<cea`oKzsA({8<42${FurMxGN&md-h-ie4Hh$`Z|6n{2V{)b>P3{Js5Dg
zdmKO}d>ubG*>^p6vda6O!3zAWFL3UBi8#!C_$27Hy{G4J{MX|(0}kK|7`fbZ;Jtk=
z@Oy2xKAy{c9j%jp)ME6x<7KS%x-1&CelxAnGcCT>b~;#nSoQb3&ONN_^<7DR(RG~o
z*HxhZ{b$!_&Zm1s;8zEqlfm(|I7Ek<_SHYs*J(3jX7RQBvFov!!07qsJlNpoW7Q<!
z$Djwbt^21V-z4B;<>&1gQ=TqhD*bJ?oZ;6XY?I$-)1fj=z~x}(DdoNz^46_Ye4LHl
zY#8UV)?M1$VvKu1&H|4w8dYJVL4(sBgMyy`{A0hYm7J5U<&X&N${MzM)M(B)<j{V=
z%pQ%ixy`_v`cooh2cqmRs;2kmk!p#1R^Ze%r?2V0LAUcG_1uH7>Du*mkSvD?#pNUm
zbVSaE)73OI3lS<k?6~MuxLM;~G&`Y{!wZ9)H>7?54cCde^Tqw<tl8UW6u(f{PTqQD
zX+juBVCmii{pOrsxB?e9F9Cunib4%9r%Tu!;q|F7h0;n`2xJ1`3yU1~5bu6V-Tk-7
zr94beKp|xTxAXJ!A4SSJpSRFczFvpor%e9y47pbwKi=!9W|L##8n=Vi%jqT!{?-7(
zsZbR?0-TC#n6PAAD3*Z%A<G5FS?He;KfirNfX7@n_?W05#Rt*0#q+B6_hY%v-CGp@
z;fnA>x!qK?(C%Y5%2#|$3WFEIjx%;rVNDoTZwQZMT_35o&O<{T5A~@I{@dD@{N%TK
z(zkY-S)SbjiO`MLEAsT<8_nl-1L|F-a&-1bQ`Cyb#p2w@n&{M;wxWFu`k{fvSm>n`
zz5JeUN)6X;i5TGitiZ+j&?QU<bwvjg{f?7g=QX92(5@XIUQw%y!#wrsyWib{VK@9n
zc}h-a^Aa}>xfqc0AU06J3|pX-G;<!s&#>|N{Hvj1Z$9;Y3_X|~v69L6P;3*=lBJ4$
zAf!r_@`9Xa#h1X`Pw1LgKL5r$4Ah|NsqxEco8fgnx($NIN-AAcgui(bx<d<xvD|A_
zXeL;s^t;*<EjS)de?V;RYr)7W++3KSr8M;FyZs&_VRYs<Md5jkQ5=2Pd6VaS8@)8k
z3Or8CId${!IfpZ2;<}CRzVl9LGa8Cv)DMO_#6+5A>@Ju0j6n3<My(lplp^$U8k}R1
z=Mze(c>*h+4Lr|+Yc@tOCpwqmi%oue&2G#;y93BoQ{FtoZ}wa#%7?c$<r9$y0`ys=
zmbRPyx<;2qX6*AV+2K}FoSOA^pbZoV#`dH@AHkdl8{+0sdEnsh#|EpRswu4)^PabE
z%IqCLRZm_Q>={wKkfnN1du6-Huq6=OJ^s&5zq+R=-{~yZpUNMK-ZGU<+%fKE#fji-
zfHz5T#BGCI8py^1zesc+;l;W}6?ia>KU7KG<3rG^`T-5=aoWXL3>}4w=WO@^=XID+
zyF3fo)p+C~)mV6UlEPHV(bq@=vcXee#A}Qo3N-a9Y(9j@e36`eu$Xrz_*IXCDh~_-
zc<-D2d`R=#$n)Fa2RuP<2?h7jP*8<DaC>dE5JdoG$!ik4-{|PGqv(8ZCrnvO0!EPZ
zxES1EIypug1#<E@=^76}vv@*XPwKgF$7?4}zUZ<bs~XwhoF>Kt;@}9;3OafK7{ed)
zc1GP8*(1xe$Cng*dUsV{=`qP(+FtYlI`8n#ViaOp&|4SJrBo413-MdZ@(bnx4wWK-
z`70I6N3e{m`#2$}>%H(NF^)_+L(CE@FHynPgRb!QUYqLKq!4MzxSE*FMimvz^Sa{t
zb~aG!K@M03w_C#%!-CQ;Tj2{_c4@jk8zB5%Hf<td52Jx)kYPr4BTq78ZhBbkyU1UK
zjlVZcB?<Q&a>o*oZ^i<&im2zW0{DH?c<@5iJ|AYj7-JAH1fyO;OIWN4d1Sh`Xs+6M
za~@72l^(PFYINZYk9v;Uz5kW=+MRoHu<@!+Xqd+f{Y2GZpk{uO{1=X<Rl2zXI5t!%
z3OESs%UqkvDtvpy)U;y6Qlxr&@_K2KU`TPYk$yS$d8%K-z&As~&OFC-+0kwhZ9YRU
zH_9qXUxaFO6}tMhO+`J4?)bL$5AYy7-mfO6up!$*7_wU3nd~Rj7EO1YxR~^5CMk36
zQY;av$(3B2At<T@MG8e6&)iii6Lx~-OZJ66hc}9S{@RaQpnJr#W6EfTleis|aXwJ-
zmIH@LbRvi>o;J*?R}r*K5LV*sh#0DIi9w8}d|rM=ja%6RnbC~?3IifiaNThnByG?^
zS5k!%>1_#3RWvTWJhhs#9b$f>TxVfQ#Ktib`k7@7kCjX|#E~pIXcWFiCshri`D7>&
zF>LXiZWKBfWRt*<2?$2mo=Au#`Kks}v)2#BhDB6?##!CF+9tSbaCDN_QQ4?^Gl3Hy
zl1nkC5!D<Rhtx0$zqq6VFDxAHIrap{wAlMh&U?lY?_5YVun=Wy><|G{n?$m^qqrIS
zMo-DDX3LX?Dgw2N1P0JOoEoBix{16fCCQWw_vsBg8u9Bi(pV2Yg{H%|WwU@ficRK@
zgEk>SdPD_j!ZwuzPKDH>w_+Q;{ph=cqSUm%nW43RA_l=eWz5aGtM>><QH(&|bjCa3
zlyo?f-w^Q{)LxUnkdO#scA)fzc}sNC04Cj`>sgLHb`K6dgIM$o5Ph8N7E?AO?)(OJ
zB`c|3`3?wE`j6ZlT0}5ygNfmc6Q#Jtkswr$lL;WFqJ?gkgpOvYgupZK1&tvcIyhrL
z&^%q=*DRcr9PM5tMcRb^1ugkE#$lsmA($q~jd_3!U2bi+Q4gHuLQtPW%r-4NgoBx?
zj39Tlyc(tcU>V<A5opJQ341ch7^4e+DY17n`jSF6Sd<XGL`n~nCe$lJ_JHBUnFi?P
zc8zut#z@+MLfQOJx-c59ykjl%)V!*jlaBAHXce<{6>%b~0z7Cxh60Md?BqFcBbwM<
zt$=M91lw;o#AYM_$lij`M0T3zu@}Gd3v^I02Rv{egQee@0V;Ax)GyQacl~cg-tC(|
zKFQY1SA6WA)Oh+=#^2F=6gY$_*<#t9_kQ+>y|i^NVZl`V%qsfR@F+Ud18Od0C&4Jr
zqELgP{?MMb;9@4mxFVKth1>qxp{;RN7oh3>{*@QN2ne8I1L*qJGkr{BWp7P~M1pLo
z;Ja#$RvPaNACUXV98Oxm{)!Z=yhwg;seA&Oaxgy#=2W_WVR31(vJRBzK@KdpKDj)>
zONLtGg74;GcH!SV@mALyphi3;(e3}p%ew&=B`7rGq!$b@<)57lyGdW5aJYQR<2sci
zZPJbB_W8dR=R;gv2Faq`w{K6URH&*GAp~I9$^8K^$QQt&r3^ogMk<aPuZFf8VkP8=
z#pk)Zza=OkzJRyMs?lFzy$l8oD@G2774V#eaa;kAH@dlbh<>fTylP627UnK*47G7s
zrs;I$R}Qs#J!6*@w9QW-lLbfV9>|5XzBiswT8>k(&;4d2h5mJti;6!1O%Y~W()Uw`
z8+jj8k9}<Y*H=RMV|#MnVaxGxiMaE1Oqko?CG*k%EAMMNvT1Ox6zKo{d`%&H;(oPt
zw-{i5Q>sVP_mnYqL)U$Kw<UvDFva1!H$iFV^K$(V;QblKi^5C59FXisrP2O!*dy@q
zozfEq5YU(KZgfqU`<K#}K$C*SA2~e9(m|Cmw8e+(|8%uOX#Zw>5`o*jng1Ok@VWNm
zEwvDML73_CG1RpbkH3zeK!NLAIRMr7lRm@yUdQ!u<v%q^{cA?+<=kUZz)^Q@;9%9o
znq<ZEQEt(C3<I0Zf47yD<3rffeZEu|#p9K(CdDoF97~#-ywE<bHB?*=lfRnV35##>
z!J$ut7q~hLk2H4is%E;i&k(E5COwsIC0#Ni?7zlsKjyvUesR-#jPb~xIkN;?y~e4=
zZuNq9#8)gUOqVi3+u1;dt6n13zhMuwN&m_+q5J3&qj41>D_j(K6zHx+ak+MrWOhHP
zRJYkR;+X7!XnE0}^|Mn^1vX`RJZba>>3zS%dS@rc7Az}FU`sTvbNsc>nD1>K&><K7
znw~NmfaTC!Fy)>=hpH(?aF^WYdrj{~mU4`VaJWuJ%z|zHea7N-AaiGjyYW>fjj8ny
zHMUce;$!yp0M#Hm-7NW_b*eq`@Ut}r^8~Q#aU{v&^=Qf0qE`f6S2cE2$JUBNBLA(9
z4hMXT&q>%7a*f(HNRV_*$ZMEjIfQ}mDqLk2aH;LQ3O%Lk3g6q-p5D=zlDyUwxz+-b
zF?2`rjUydgiziTWg^l;$b*Gf)E3#Q*8roEe>8WRxszyy*Ca%LY=1%LQ`6Yj=L})*T
z)qkeLuPy0ryK?AvGDa%iv{&dxV^EuDWo>fuW1jOiAEQM6hh$48ou&%{(1^htB@nkv
zMxtGdU=I>k!u9d=)j1~*JIIzX?HZ>65DD~`@&|JYdWbIy^1|fSsZkCd%gv!4M3w?C
zp=~!?W$0P7Y%hLUXpc?PzlJoT$|e|e9mV-)_^O4Ja=rOyKFm2kk1S5Bm|D!o42UTp
zS&m&JU4I2B)=a=%Q23~ewD=Z;*Y0~NlEX-onvD1i8)Y7!h&~g7XnixD;Se~RAzt(1
zhdB*GZaOmcihW!&uW|f*nYSrp&a?jV8@`#=hTsh+OMpSn^i5l@CPHmyrWk-=y129|
zh_V5lGJ#Bwlai<f`ZOd&Y#RroDcvkELWypYsSi?@FTOdw((?Q1<;`(P`G{GC!*@cX
zKs~5|DBU+m><6d%_FEhSzt-cI5I*-^V}3be*Eue@_~L@BB;Lv*WTSn&Re1YvgP_Bv
z+`dB5?K6=0{q}G{BxxwZks#jw`KMl%!|$(ktd#qrMw}_gmNAooI1i@un6Z`AZUz5A
zT_!q9z)e*G`l@6|A#^OmHRw`xaw*;~&nI0B)l1XcbEf#lfs#Wmv8uwWR%>7Cu+B&;
zl5#;fsHT?0{qgqCrWNdi8E8+$@@CT54~ZlZBc^-5h-+8+D?Ye@u|Y!u0tY;sI4sEY
zB=~Jw^*`ReDUz^bCw%6qgJXF7YK&O;6&tBn3@5A}30gcBYO`?!{U5cZt7_RGEOVq#
z_ITfMY`485ZagZam8wo8(+{*+BVr6MEglzyIbX-}$?svH9MHs)TXz$DvhY?@D4~-y
zO^*n4mwTM<TWL+M>7%~kLzbJ$TpxId$>`tG2(=kPCI)Vi-I$(b3;N{YJd+Nrb$!qY
z_crBXc*YK^87BRX6+62i_pzL@_iQAVUfS^K577We6pr^kW;jb~s8hN={n3SbwOU}G
zGzhE~8&wU9UJXr<n7E&kuaP^Fk#yrBMBOB3g;GboA6aRkJe~$6($}o2x+t;B1c1-b
zF$OVpBzqWy4e$k^2`eq9j*Q-{9mLiYS&G1tdL5AqhKUAN>JKXx)Jhd4SupD`7d|_#
z490LY%?tb(MpF}o9tUBpllp4M%G?K9@Anv|9-|PRNBNlMs7mR#$Wb2r2ZF}k%FND<
zIO9_MAGJC;Z*r69X$zPS1Aoq+d8<}iBekS2loB_Plsn!-s_J@>ZsQDi!pS~|q8esi
zq#p*lgs}-T#V9m?nN%)vSY|NlGOErjx~P)yiy$@^!55Oy8~nTvb32F*FagJd2nM3X
zdNnJNP99)Coa3Vv@T<icIGqbYR<dmWc9`4~{`@a6m0kZ$>V8^VQU=Sqtf3ftn01Fy
zw=qQ^{O0lU(ZQb9QzCWNS?n$!BRoVMuZs!du=dQZ%5Pfm#T96_ZC*8WWEkhb3aa}y
zIPi5r^1V|VNQTy@o=hqq`qwSPt;CY9lM|1;kjN6%@P1CICdM|6zy4QfMl#YSDTr*k
zYdtX>2cG@9y?Vr(-1vGJ*MIO_#{_+Q`akoj|3(StdqzQjN+)ic@4|*|0&EhzE8>*D
zkT9NP9JkcHoZs92j?T7Aw|lLZLHvb%cdN0!E;4@*-tY~#GD<Yxsq!SVEhbI!B9q_$
zq!%Vkap5$<Gyhj$Ra)E`Xf`LW#ZLA@Y^fP4i0nvA3d@g)7hxjp9n7Oc1)t-oGmNvX
zifNp^*vud9-wR9a)#FRkh0|4cORO8LCYxB?L#7J6xWG?+wA+$B-}d?Gf0KIwL1IwQ
zSV<KL_TbRnPY0SE(uQ|1KRpyqjp5EAk$}vsXXT*`6|6!XO`DTS1{qRYQml@mRpgwz
zHdtrkC=04G4y7kkLXc^*pnOCCp}k+Q%@cG|C#xprNg)*1C&Pu6z9n2?#f(D_ThJQm
zf%d)&(j=L2W2I#1iBrxDL3lI52Z8SCkhZtJcd#4S4-|f8ErN+C^0vzwoAFLJ6!@Qp
z4qYQpklCuNmKd0`x@7`bD~=_5JJty`4lZZ_ngf&=SlD|FlT=j7m=qC9kW82d#%&sT
zXoo;JaJt<jEpd(cMZH*r?^5#Xe<Bm5-G_yeF<w#CNbjui-z4EjZa_r^vPR@g=F85v
zF;oF5AUGjRMj(hGbTRN=EgtkYnyS==a8fm>u@oyn)0iRnNH`rC$%?tDKm`57UsC;u
zD+4{}NflM1yL;6&kuXTTaQCL+>pN()AQ<~D4y3Tru|MH;w8D$ja`wf%j1yy=(UhnK
zAewODL~Hf}WK4VZVRib3>&q(YDUbFypxP4~v50r^mQXq`2Wgy}nJ=wYTTkb`b!;&{
zI`*0v+zQ$nH~}WoEf`9x6QZZyBHDw>wm}=6q`9FCP$rm3llrfM7<q3Y!el&PEnk1g
zN%GtY5fVKP$vYNeBfvA{)X;BRCXvzFuGxA~f3??GW<@Q7+$HgW44N}`=0oJLWd3b_
zAUe*_t2frXQ);V=<+xj=J$lBqLPlKyfj1;i)%4CDdymJ>*dBHtxH7P*lqN3)ZBOff
zjWql9lnp!RimpEum6O!79_K%~l^`=B3OrHsm>Qco4jiaDCo$n=<9?PdC)KXGZQ1TF
zufvN90^2?NkboYyktkF`{>zoK{g^txt6-m>qZfJGjwcR)htDr}`c%5}?a;#CYckg$
ze6S;-1JHNXx_Qv}&pV>6`8LI5^=B6#&~$%Z5O6is)&p=6cpb1H?EQ>wDz79c=QntX
zt)NLUBVj?TYjt=wW3kXb+JRs>t>(--vT}d0D)=yX$@et)_|fv;TsGkS$)^22$_@CK
zl_=mh*v|g%?gO(MaQ@?c8NK|L_q^kP`E5NmYvO+3K0Yi5ct1E!*m=ADjVJ%o+}zyp
z{Q9HN>vW3=@S8Kh<8@!n;SfmAtn|)(_s#hRsHUwixt`G9O)+#c#kvHlSMRX~*S3>T
z$t39HAn4a<AemUv6c~!{ClYp9sif}go3gm)Loi&+Z1))zRs`r2`4x5vxCy{-CCi}C
z-k|#34f5ua%e;Q3nzCHmEtYf1tI5f`^%i+3s6}0)C5$n4Ju2fp9@g})^NX0>zcP{}
z4u@e9^zS?O$_h_#K{r^T3Q;VadFUjFGmOmBr~3Z4onLIac6TOtpT4!vH5Gaw*@QTk
z|Cr49zT&B(mZXyJu=tZzN#f*a@R`6k<i*k}+y6uBXf^NM2rx?rTL9i1N)nPt2zPoV
zjHv6)-typzKn!SmdP-b|+J@pbilz`jli&XF9>3;7V#f_wZfAtiyC<qIiFjy^C)8^S
z|GkSpk5iXH?J%dvu38)fH`!$=LS1GRIqda6Sm#nV8PcKU=|wi#6Pt0I3Q;)-V@D05
z*h-@yNY-9peLTJ@odTrW^onG|=eT^H(x|IO9EcB31oA6|RYLWeym<be28R*~zUqoW
z@M|b3PTCF3XJ+%lw1##e@6`2^&#%8yY)!bwgSf|!kD+1w?A4yezml!|i#p0BydTi;
z`TnPCaJ!+Z7IBSW6gYlLd+;e9ZFDU{gj(t~;T}n~>FUrAh27Z2pVgDbr)0gC&@<CE
z8C110%gnhW9f6@k%u*MTlPQAP&}EJw8vU8|tv>0*?*=x-z@?Vf!F0@}tNsGxLEMGR
zNI<!f9yNQaNbxWURBY4}$I!=z!+}{}gCy(=zDHoJfbx|Rq(A1plI<dsOjk$kRxPPS
zcoRLPpvGq}?e;7A(C-fJLPlg^mV-;m8E?p+(Y?E$(xyOgXC4<N+|@KX)$|=KecuwE
z^8t5`7CrIx`RX`}U2%~Yi+*?9&ig$moTV(<6ru`zhf}6Hxd*?B88hLs)3+I_S<1Pq
zfX^<8@XLv4($8vb2rEYCo2oJWuzVt22k(E~0M&`3!DQL|SCr>kt=r5t7`xS~u|Kqh
zwArhff%P%1HUaG~tV6#rxes1~(XV6JMX&c)gGHZSISVx)ZvZ`C)RBzk@Bx#Ye;ub@
zq#Fxr=v_Dvvv>2hbgz4)4$;X2Vn2_<zZtS$jNcY>qITgnESWYaY@1YK1(NOM^XF<C
z(U;7^X!plLoYc#q$3y#kn0V7;C6~+g?O+YY0)+Upy+foGF#>5l*On5PuFL*{jJ_e{
z`hk(SS3;QiJ}omOyYG6AifnkaG_y7IAD3HvD3Dw&);lPk_H;pW-FKie(=eEE?9&H7
zYu7*PCkv03?B$!Yhb=3M{49%nul$#$2MdqWEU7Ajmk0(6z5wPWEBmd01vy72zo*{$
zf`&`Udtb391-z{0(O#hkO1<}c7fe8Y^kL@(6+x$e?A_<O^1A~0<=t*w7z;}D4}VLv
z=#5DTVQu2iKPz`)v608<g|PKIN&B}5<cyUsGji9FU6&H&9Of_c;-4xA#{5Hat4@p*
zu{+CqZ3&2x5pq_RRu>;{bm&-rYQ}X2Eg6=YEq(H(u$KV51ZkC&aGge1Jf|iZ?BNiy
zspE4VC+SrI>6)d1;QNg#Pn%_19drX6`nIFNrIr*%vdcnb2dbGtjF6PlD-rl@uM}Rq
z_PfbK!Z7v)SoR@3!J`{dz-S!1)coI=b{mZY=&%>-J#luqI{p8cMHs&X3bf7s^T6NY
zM~%%`iZ1O%$bYuD$iT9yU09}kx4+a%Vwk7B@b%gf9o4&G_a9G_o^$F{USzk@HDH6-
z4&vr9AN6=To_=j#ZgE#CF*PyqhLb)oJi?e1JnN!tk)96iY-R2x@);hbZBQSgat7GX
z;jOr7zqR4ooNS%O?Kv{BTb;Ceb$s_8Eq*682)%^W?F|{x<2%58Yzb!UQ{ND}&y)kA
zm$!?~C^5r2JShg3t(HmXEbt7FG6>yy$@IX^2l-uwZ5PE78fqteIM1MkJNyG^0FXt?
zFOR*uDG$?LCv<%E`&X~;*S+<b%|SCA5;kZOgOaO4&yV0k=E@r3T71jQyhc<#Cf!JX
zP?lib)+@S#ReLblCN6$*p=;_Gy<Sc`*~RGhX`S>x*u<LghvCm!;pN89t-FuNrnd9+
ze<DCRg@kmHarv+%8Xpd}GnMshGfk`GhNRx_K&3v|mGRVcsLmEkmSdGr<*T5h%a^cj
z`j&@LJCAxPn{WQ|pPqhZS?NLXcQNKJ-hy(^?AC?u_c4D&xGjHKb~jipT!A@QXuDBg
z+otxEi%adC;b>?KD?_o#jd|<cbD1No|HTrs7yq0GqA!x^Sw7rwsW=pPF&d*e@RoJW
z5&YSLW5jZmtC%R#XF>VAf8xV6AoQS$SMc}a#9K%&3flP^mH%z^c7w^C${XJ{sflOr
z6mR?+L&5i;-zMXNJ9MSX0Czfl3u<4n)%^S$VA4s+NUP5l;qsj;Zuj>xid_hm6?Inb
z+Qs+m)VXM4=6J{Exk{+IZr16Jxz_+Ph#B{<%XU<z(u#|>u+?jLQbotUhjp^wq3!~o
z59vkr@)(Aje`f27Z<*ss@AvK$dhl(s-A4@r7D4Ox*COlpBfs9z1xNc;==Up7wy<Bd
z4{QO8QuiXyIbW9oXK=m4V(rB2vD+lt&5YkT7y$kyd>{LL_L|@)M5U;$%cfuS1ExdQ
zNn$_fR`)u`y=Pzlp$YLqsA<DI)#xl>S^o4n4%4ph9w*kn@>S);!5Q(DbC{4<<?l$D
zDYvVCbk(x{cmeaqwdgl>Tf`mYQ{3sak((x4N77dNCb*S#NfC+pKL~9iCPEcV`kp&J
z_VNa4Z%zD=mkXTCq3jF(7*Ts-JDUO)lO%tRH&uplv7u6aI%@SYH!aNF)QwJ%>#v$S
z*T0I1HOqd@HMni&nvlo&TfM&W1&m9o+2`KLm11Spmwqhf-Bn8<F!=yIW7p>SipE+d
z9IBJfB?52PvUlmTc{J<wgP?Kpt1P#=b*P?QnK}Zc<R?pKU3W;#lo(-D^bjH(&Ljl(
z+L+?BT8`rN*HuyW{la|NHu`fJLPiIlWOe$=iG%rT{cT7rg@~8jnR8ohLV+Gra}511
zWuJH}w283<GLN2hT-fk?L=aZXI4`2p*0iAzeWprP7?2F>e{#I}g^VpEaqR*M<pwL-
z|HIyUhcy*#`=Z-|iiju(2neVM2na}*8bt&t0qHd$g7n@(3y6wH7mylyuL&KJP^3%m
zgc5pBAQ)O`A(y@PJ@1`;?>YCL^Y(f7ulvvXzO0os%NX-F=2)Z5!MQQAnRI9}{nO;z
zs~5sno-uQn*;$cr2tutZWQlRKSpGQjlxHw?DEW`KQ&-em8b)y3_+Rj1Y%5l7Yvp1=
zeH6~0i?o^3Bf3Bsv2U_sAFZvdN=d~v>|j^MeCt?I?M_FDK`D<$QxV#mO4_jRfQ7kH
zy;CN^Tb>t{FmNJz(cEYq4W+w|6n@sMB?CT;DoclM;g2GeYC^*6m<5MglmqiZoyr3R
zA}kDjrbtU;c8`7Pl>PBranny^oC_peI%1LuRa?sT^7EjZTbu5|a$HTKj692ZE&2yo
zpkIeF1i+4k@y75OMk5H{L-!X+J*u~pgMRN5DI`_|n0_C31SzAh!|gFEhtbrx&d&_&
z4s3in{h|tLR2m6o6;i4vq%);XB{>T>qHMi}#J8a|_Aug#m9JaX`L;Wv#EY>@aqCZ2
zU)EA?Q?^dXw})dA=2E>z7^iRjoU(HUcOqA~8}H6)^9s0BC>59~aeKtkxMv=HYGP$k
zFJUViL<fS5aH%Q7;HTQ7&PTg#I{_=j*8w|ed+AE1ejV540w<tsrx@AO`SUfZxxFw8
z8j#0<s_9W;vz%X>bgL?W3?O^?u2E|{pUu*k0Z8q}g7qgAMR07PkY^%f7s{RPzq}K;
zSiwyuhH?WAe=*7h?#!nj{b{UnhMYF0oKHHSt%>A~H-i|TS?4oFqXQdAQ*hOYQ9;3S
zd6OpP7#BOjmuwAx;5*0xZo&fm35?d{qu0a;|D`V+&c4GH*RR0?x)<`A1C|c0*I}vk
z1ZPraub&06f4<MGlCJ@&YIgbQzPH3V5^<2?m<Yt2lpGtwnGkDJSDF)0mikVK-@*WY
zCgU>z-s^Q<%`4z@xia5sxp~$T%QU^Wu(ApL@M(A-G_-40)7Sgxh%hIBMiG{dE$F(q
zZl6yfGpJTzD0K6p#VieL23lVtnKF3n5QN9tb?Jz9Me)~$3SFl;^zzh5f`zXK{vomZ
zo7qmB-b&GedVs+I4;Q&WkX1^1(*6KSZC9paSPLq1Fm{&e4h0wth5kvZjcfK>+DW$w
zkoMWgvgq3PAGlT1eHi$5hotKiXE`qh+j($c_<`(iJD+Dwk$ffpSe!{tT*lwwd@*FS
zM5)9bpP^zOIj8o#MDhN87WM|-TZeeJw#F-dr=EsGd({KyuU*OQjrpRtdIp`<mez#P
z8bUhrD6QjtAx*^Q-Us0=zmDGhhAzHNw+y|LBgyDI52pM3jk0Ab7|Z<Acw!O`{q#4e
zE(wJhYUbEP7n)--hB0<qcn;+2>9XN&{l<oc3~-6$<`Uu0D)XF;`tAB--L}1+P0;xX
zTPDWKR<|Jd7$5MsCLUo?F5ff=Qo0v>TyZ>=3fXtf;aiLKY+9g@LKeCwz~zh<!73WI
zses7>X^p}_3xr9?ew=C{O<0J>aSWb5Z(!2(`*o)s39qf)-uM@$`aa16Yz*hBcB_Il
z-JTG15pb-|V@rzExj4`fyH~Md_-k*^+5^XvvKJTbxO?;(Td*>apt|^D3g;){#9g3B
zkaf2)+7=4@{V_1}^p`h=%a_(#(r2B9D3ff&s^XY!zZSbA+qo}`+8ptU{TfQSo?boJ
zwr7<Eya|Eey&L~DWr&M(DvJ0O^edC9Vg%qWGry~c6W=>Y^V}QzgqMs?rsSFHtsUdq
zgY3CpRHoSMoT;dpxozUIZZVJc$}amL=jIrzuiD4Rw&PbnsMD}hKt!HSBlX_p*f>n{
zO9Nzg`nw$6{w!=BU%~s-BvU4`s+aIO1?HJ~xB0JpYngijTUMnNJg^saCcs@TRI_H2
z*9WSYjP~&iO|#Sbqs1fPsJfNecO(v?Qo1U+mZSpvlW;cp=7jbAOOjp{?HPNXZrt8d
z1PMdp=)}G_*BI>WXmccnIDJbWO;QUav%Cfl?HCb5%+)tl2*Cm2VH%x)11{2ilzOvf
zH*g?4Hj6TD6{&7-r`UQZQQPo1D?rZBHqS2Rg+dm~Q--o1rKwNVH%;~4Ry~JvDEW(Q
z2)NB)7GNTt<i{dRj8BXzUf{oLu`Z<<9JCKa?;Q0epdT46_CvJtz6%~2nWl(|Uq!3)
z)r{||N!f<6z8JsO;hFaEL8Ba#z*h>~NawpSK{eC28;5RFH#^7)R*=$)-b(P-^Cb@w
zm)W$FubNDaLaGB>fPv9m!nbgi&eGVf#HPaG%JFB?o{U=u6q-^4<F9i$zWP3Ir^M6~
zRF-GWZ80DbI{N<l8T&U*`LPs1l(Y2%-rMF9z*n=69!rdE$yJqUL@pp4d#FL{Z%N+l
z3ib>g{1{2|t{JUo_GgD_V>e?-8if_vp6FkLp`xNnGJy*&cMQOJX=-NqPVR`IBM5SN
zyIfLrP&Us0j`Pi)-_YTSJDf~Bh{~|OdYGbs(_Y=G`nSQ6uYF%L)Zkp2lDJ*JdjE#+
zY61~l6rfuiW}%9r3@c%1yPZ7sM*XB;SQ)jlHQ`Bn_blC<BC#<iqfV@$jmUWo5j)L5
z{x0QBaej9&<te<Hi4qku3j1#VohOTT<2fzhq&;QG4!vS;JiPF|d(cLWkq&1dcs7OS
ze4}NtamAkyRBz5Pc+cuf@{1tc+m$9)S9tPG6xp4sSX-}`{(5*P_QOwCv_kVVWB185
zN6}jEjdJN1{XU~D&F@&)Zg2C@JxCUF8oi-@FKk-N;~{vP!9eztVx+Y7>+NfvMd`?H
zW0E>uUDA@_4G{TJzmWo0@ozbunR{vJuu}BkLti3alcV^q;II`fnRhj1!LS?gNt}j)
zRns4m(&w`*kbe#`m(gUIo183dvOW~p)`r&0h>SfAW&wTFrqn}VL1jPo%2<xL$LXIs
zZ+%a`$zgx~E>3>W)M7pVw9hzRB_tqkFwi~ZTEVU)>2m&Y6YTxCz~IqErg=tAz-4!C
z3iDJ%g6rLmo|$Y~58wMIU|aM;uHO4)a%;GfKWlHnc)a<^Sov$c=DLSBtxJi!PJ(dm
zEDEFdiq2<mSqw!NC~C_^#-5;;+hvQF8xT}t_OJ^d)S&5mH<5q^U>9qXm^59B8PVAY
zABi}Gilpe$vV`da03AlyMXQ=0X=BzcL#Z{*2L79qxs}O>*(NRNV>HjW=N)C-(bP@H
zZ2{z5alte)QW|V<dj9KyD?9CWjJ)W$MU)Z9Y7r#9eTr~YG8Iie)k_T&H$BmANcf#*
z!$~Hk>MtQx+CEE8?__fmal`J@J0_MejCi5aiCqqpxbtv9+)Ms~!yBD$UnCDYkdivr
z8}4djB(`y?zB|DDd0EJupu$>1wl940Qs8cRqQ@R@Szguk*JSC&UG5o0&+}<9`o5Jp
zmV=*abmte}(3GXF^EaZ4sj$Y3>R;kjAoM_R;pp<O2F!L{byttAnONowi)|Zj_Z-t_
zCw=gxsqlyaEdC?8-1=iZb>Vz#fTNZvp~di`R>p$*&uVJ5)iAFCZTNz+1@XT7Y3R1Z
zL4VTAt()hMJkO4Y;t@QvGr#o7A*pFBhv_988uziM_rQC;o^KGq?aWBN`|tFhvmiPu
z?;>Ma_zSd?>kXGeEV0W7d4B^Q1|@EgrA(~7X4%0v$qtWH!A=Nm*%S+pQy*a7UM(qA
zMuWcbxf}FH(|tbd*Q4J_tn8DFc7ax?HiF~aC(19mjkBLw*>4ujDrKv2Y`aD(SyaL1
zQBe;m(t5Emm4vh3vISEcQ3rYbV))9uDv-qJbVqYhn5%>aOUih-dRr+jO#gX~tUyZS
zLRy-a>}SVAnwr~!_x6YHy5||sf0tOW=hGZoUfEBJ-^^gqesWWkcZu^=c)yPN&{isx
zwmx)}Ym5<;u1qjS^?24<HIO}waIRLn`+ftzY3>8G`Y`YNbgh1oU%EadE~U3=zVB-G
z$+b4A`Vtd27n6Ck(wKGVs>f5Xe|67f3~(PIbIr7*Hf4|WSvNpxyAm;lM_@qB>~rqs
zgY0wm_!CZ|=IUks_?UMl#PvAeOKv;2nu@f!XX8~*1z6+R?{AW;eLkYmvi7hWS5CFr
zQ&asTPcF}6@<c3>n}z<A9lmZ#CMeCqqvL`AwnXfgJgL6xrxEyfKcw}eBL~wobvTfN
ze*h@{hLc@=-w+(X#%X~xkvPhm^YRMQsq~!tpopw&qVHnp)Vz#ui?06p=DAYS+0yd$
zW>U0VK)2cK**2U#aP24!jySSDU+L;HbDNKIZvHdf<(psNcUFWtlW0B-6}%PTi$4K5
zlTMuhf!H*5*;ANczlrGHaK>?<8?kXOT|@5A8rXl`m<ZaBqB-9jY+4_%*lQ*Q3YthH
z>p_eXoyh=od(bKb9Yx&o?reS<);Y$7j1KcT$yRFe-%q5G+e2p@A4xc$56m|#Bs<F;
zr|6Ro8|%&v-sBAWA4?)680Lz%EwKW7n`hgA#?yF2x5$7$sg7(o$Z7_tA`hSjL=YLi
zqq4-=J@`D~R|k>QrZEp5{usD_cq{=B3+xvQ36TApu9~fWFiLG<vFdj%O>SXAlz<)9
zJdlexWk+&fN8rA#M?+Q#p+}EiA+h@{i$}5mA@Iz;r+aYoeNs54uVN~6ia<mZh($G)
zJeT$5mDr==rV9SE);mk*xKEudJYg!tmz8vK0J`3(s6<zm3sh^V2}OBHJAaEVQXb<1
zoL5Ze7X$Z2NLfxb$wC=((n4oP<wAJd$i21n*H&XS-IEpTb6&@rlww^C_Hnm@=gibm
z!q+=ZO|T+{PI1S>S&t50Py%12&2a^2mbyakahc4pdY4zHMSyV<2~Krs{=V={792}p
zhM&>$B<doaQ2|{*v^$&Z=n~Axcz0bEz5eKR2wmJ9!Ua(l9SPY~?LJy+vbXttEBPHn
z3nsG0$ZdMZ|5TsNY!VzlvvPVolkeA+=Ixa4+!xW$LabJV7>bj?6lkvNG<b4ZFU^Jz
zblQG%xRPlaOpnQWk@o}Byg9V>OPa##Xvl$FYCN2^f(Q$VTNg|@7ZTZMdN$|Nm_A=9
zh!W5Sbe=!=VY4_>UFq%HsO1PcmV~GxfEf&tYp08Hds|vaYt-t^pg=>F_{pyhjpU>y
z6;7Kz{+LF+E6w*euis(RC%3%_a374BZ4qyN5IEbnHE42CwKSx&etsFaHa3;t3+alN
z$r!fTSi<{6GNzdexc6@BvFp@f@Wx+GP3ER<%&-IDY|4PNIhPMhGxHOn!{c;&LAN)T
zm)A4q$MdWYu=9>}q=osAEP@|uU$=X+!eXsO_9W~GS<jBaq*m;$jq!;1y?0s)ox84)
zflo`z2>kOZ&8}lFLqe)_xoLnton20!CX+u`KRRK(VJMM5Sd6>i^`a-bNboGk`a+%E
zgGbFMSR1-RBcje1=A)yE{St07Twm*o0`{TA4L7b?#|ak!J$i8Jejup-UP~@;e}A<e
z=$jF^=a^_VmuMxcm1)S=yIrhrl;t6Cj}4Gs-Tg&4Ey;WJ=y<lXVTs;JI+-1EM$k;7
z8ysZ3F3@~7tTYH9S2OrF?6YDTJUK@V<Bf_iTqkUX#$i-;aXW~`v%Nr^ckT2F#yevN
zTT6H}*O4^$XHtl0+m4zx?>vP$xo3`X)orFuCJ_%0k>Z<JDYC!Vr{kU+*fV!`7*IVe
zB?Dwbw~fN2=KjvfnGc^?30>c5KJqy8_mvQ&YMGyR;NOjLvsq9RWf&)kk=mH~Qh3OD
zPAY$D_)IWYcit{t+4-K)TnNX<ncrax9ld@|?*zd=o_M=?x=)uI&I6G6tvGpHW`&E{
zS1ko3?k(j8WOb=w`FG4R&%=;C)wtCiDiB6Gw!M+#L}jvnUXPg}ouvzihh(|x=c%Xf
zs1NU_c4-ATYdzsuj9A9OfBOQakNDstoyYOk=|+;nu|=!Zs$5<Hxj#;JBE%wEJC0xF
z5>C?4rwIlo=Fq5ZA443K9>5RRJ8|27KLgdBH>BBc?=fAx5{}ub))pL43OjK&c#L{h
zfOsxv&!TMgWN+5qUyhSF#5F1pN@ngnt$hM}!bEK?N&rDhYim`jN48!nefHjav9flp
z6F0&buFqREP<U`99u^=fRqY+b#<jo|>65O73jfn!^OB0UJL@&_`^fB_X?`|#{p=%M
z!mY1CD_>?$>_+~~aoBczxQ9I0%$wxje(&%0M5cKAv75e#Vu**>*9roKcbso!YHXwu
zeq8KZ)7^=N-fEZJk{_7r4=Y9zO-J%=4qscNQ_7SKru%hPmUScGqRbn20qN{)lr^O|
zCiD)f>`BwaTX6sI9>W{ivigGP$9R(2gIm_0O`5EKd4=RVtCT&L#jSfFW~E6ezqK(r
zyTXPGGiW*q7Fqb+4?e-<5IZ2qjn0l?A$sf_4{e8yg=9I`s?PL;@w3>3<f-RR3!iYf
zPx4RZxYp72s{aY7EkYi3PE`5llGJh~s#IC+g0xQ*m0Ue3gvDh_BVQ#J<7Kn>^p<6{
zY)HQ|YP{5;@-IqOBoAU)M4QIz$Csh4i|?lTn9Zsx?`x5O_7vrXqQJJJb6)c^=A^>0
z7Kqwj-MWW@Ms3{D4|Yz*CU3#<MyhKK_&CiKpBM&o#yZjtQO4)?CE_dBU@#7&9#I?j
zVsga3Fst_N!KINeY4VOVIaUKkb)d=X?!G_bU`w^gYvVGRjUz=vcB-1YhSGIrSIk%+
z&&rUTn6PS+VO9IfXom&|c8x4HQ_u7mu6h8YJZR0u?$>tjV}NjHgxOlNnE!0)&hgx$
zf%t<9x4^o<bA)-nuKmhcgVAbP2dh;G&X-Z~^lY)syfEDe&n!f0+K95!<GyA{IR{QD
zR91U>7m{nhImtPCu*OjA#Bz7-;0H5g;r@7nd4slJT@l$yZXGbs90-+*FI*pw(Ux|=
z(|8C{vhXUuYtUqLw-GbFzhA=lspg7y;7=-&5ag$isel{Q_}k~^E!oC_9x*p8T@iK8
zuJ7Z6em5bp@^f4#1?;Y9ACCL3Bh~aRkD}UI#<VSLtYhRrN}`hFY~;r*ny<0WI{ZI3
z*RGRp&G?r`T0UBQU)u0#;8TARie25nin`xmMUKf%D|bfGt~X57;}tNMt>E}2F?#Z2
zn8+)cVPC>8*>XPV#rQI~O0F()HmQD=&`QyGyI!^K-k3_tcK%nVzELG#37xm;sj}Of
z5Ydfz79mx~yJ)S9!Stt*)o$<ZStg1pso<WaR0yyZk{C~7W+XN<*^ap?&0)seAFm*z
zzv4n@B_aT^y|Xs*#E;?P?6SQBk(L50>9hXv4zCR(`ms!X0tNu*{F+w=I6p7(@1^5l
zF7DVY7I0v}+GPuCQPLIW3uG^Uo{=eK2{psK^=chh%LsXI5!re8hy!WvTemlMWqEd~
z!)g9Oq#C|ZI*gBxwg0tXG9Y{L_preH?G1~(#8F`<XsGB@3S+kJ9v5Ph9$KM`I&JK5
z^X<+ACa<bwNNqEjnK43R%?gf}a)#f2q~fMOp#8ZQsnpkA&m>tat_@xJ{FxeaNl^*<
z#Goe06F4*Jm)+oPe7lZhINDKpyJIX+z<=rM446W~8=O`y<?nA-y0MN_n3jDw^|?ZG
z=p!m3dF)ZgJ>qFI176yEY)Xjz+i_6<fGl!+R`>Z=s#Z8fXPKnC`IQq}PDeMzM$s$W
z>JRv%Oni>1n@hx#1780*hz@)jNVM3I-a!M%E6G*SjmHge(qOZH8;0c~ViFxd4orV;
z=50fUL&)899MQ6({!49vsm-UXM9f~s90^|l(Dz==7~F_yZt7q1a$D0Fvq#t=uhqrn
zaI2fR)okJrS;med<MjUSTeM`7wS)A|=TPIF^u~N*1K>My{=FG9#&fhPY8oTPXtr-(
zH|zUhB_$lZBIt7-iUJ>`AEnV*17_XL{~&&ClS(09&Z~E{W-Ph3{MW5?SNClVc{jQ_
zk!<5h_G^1Spsj7#wj8WP%aa}()c_Nb3t0GsM6+gm-!BeFE!!U~^XbeAPu(IA8K7D<
zqXlu}O~STu!#*|LXJ?}tU1%?q`YqS9Pq5$m7JVgk%L%q|t>hXW>g;%d+U_swSMyaJ
zcQdCIw8xpJ?^GA9>}klx%V-SMC`%gj^F>>`8yt07jhA4!oaXb~pNe&ajx^afRqwdX
z^j`vj*^BCWzM696-HaE&Iacm@S2-@7aEix<1gH+KUUok!KUT|R0m!aj6Y&jYVH3}x
zcP0CGTo;9Ozr$_H{oMC!@b9~Il65kGIFC%3n}5qRExn!G)}H{sKV@e3oJK74L;`yp
z!R$3FEOOBLlIAC02g!ITAhKl!6!-=*bF`(^++jVhS^b402r(u*Pmn+G^B4q=?Iz;d
zqE4@FPIGdY5B3A~bB7__mt?;lo8g!uVOJ82Yhwa=9h`TL>JPzEuir+A0TY|Ig(ux@
zN8i}h1Eb8W+5Bg56Ej>VHQpv42V9`HAerNi!meuUN^A~R(vsNPIA>dF+Y^IHk6G>R
z_oq9eX^vlJx{q*CK+&qS4LMUhG47T#cVZxXQ{49Xmxh-I{P>wz^FcJ`()59n+BaFQ
zbQqtOB4$7AT~uNSeU-2{a(TWMDSu&^i#&(MnxkX(mM$Mr$TklLV~+907Qt-9ST%PG
zDgt(s(5KdT;l||B>9R}f9Rww67;079C_5<UcE+lX)I!=N)*G61gG;FkG+4TwwNIiX
zOthZWZ7TQ{55<NiM|w1(sEZRs(Mx$&cB%Xiwvy|rix24mE?;$VrAfN!+ERr-v&Gq_
z^XPh&6CZdoaC_mC0^b<_l(o)}bKA&t>gBxI%i(n2S(U(1tzxYErnTq7icD;p*;P>>
zFrQul$un{;OGRxUL*7EeVfwD_anv8o_ms5|Xm5D!^jh|D@(mQ(ueUg+p*gV>=6|W@
zE{NipEu>|J-Rv1V`|>hNv6?y;Rr~gPPfEKL^{e+TgAK!}rtGuk1i8dim&akLMeLjz
zQrE6qFJFxj@W1C^ll`PoAaj1*7$Pc}jeb!!f-3-nkam!~P{FMUmq(Mq6%G-%NNRl8
zy8^H$0bnKhsC+S@>Xz~;uN6gH=fRY$=&7ix1=TD5S_f4Z<5ZxQ0&{8krHknQ{Ti2#
zR8&r?xZT&0lN`RMr^r|6KRm3ej~}hWqSh}wfcE1Sy&F9`j`wa7!oT?d-LoEm+orTi
zW%$*HrUa##NwUR3SVbz^w%`iOCvMUlq&flS&DfJm?u{&B*jbSW$wQ!(?NY~7^<}&*
z(CIGtj_ckM`YBuYT<?H}vwYf88Zg&dB3Y7nSZmdeR^6b%(fZ1Es?i{7v&Q!g`%_0V
zXoCfkzY(&rY`Ly=g){20KiXAd2H1`S9bJ#FlnKhcUm1XUF8eZMvO#ErB})XJwkezY
z%2N}QFFB7mzVYp=%yz983ZRbT=VXiC$DUW-JBg|(6?ZarG3RxIXOSX8<v}J=vi|M<
zeTr6NY@yYXTkfc*EYj?Ht#A~7D{o`|M(KO;N+)ftKCIZBcx!67HP5{rCx~OIYZzW&
zmV)|=J^XM`<z|*fgxwGC>tah%hsbbE1`VW@7~bd=RS7_0g8A{??`BktItoT2c5&nN
zFn#k1r3^{MYY_wWpS!0Z9Fp4!XB8Mz*(~*q(}+-po_oC64ARVX)2(CAqPA@Db8NVW
z!*Or(SeW*lXIq!Q1kIi54P7xWM8AJYe9}YVtK)7XQxf6~Ow<=DaN^VMOvu*sal00R
zGB)LIB(vHio{8P4E>oEPU}_}_Qu>}f^YP8x&jQq)tBa*msD7Z=E5{;3sU{_-q}Av9
zi2mX<C;vG8*DvO~A4c>Yg|^{0vK(J4-K9W(7&j*@XvuP`y6#Xw-$9d5#vxR!BaLnN
zJ0DE%A5R;zQZvexqH4n=(l}SC%Chl-y;*hp4M`K@ntq%$q1)KoH@UVX=0byJ<MglX
zh%zEobw6WDaUAQcvjq$ysB3D~lh+TwGWXZSMJ76ff{dH;Wzn_1@h#PJ8xu)Y;cY&2
zNv*?;6Dv+PBLbJ4J#)UhjF~`c(%n<o*}xQ3j1u(Qb=NM>ZnQyUl+WvsEBwau?9~py
zJbF)!F47&;H+;j>z(p9~q+1X`Zkh>PuOagyk2KB?v(e2*pQG2Dn`Oy#Xp?I4q5pXS
zIMSr1Jk7+d731r%BBD<*s@E@EGigu;dx^#2Pyz?KI%S!D(*ri-Q8Cd!v1fl^m_tGK
zK;PX&GjarC51!84y<Pt&N7|{GlupGZz}6)8T%VoV%opfGAkZDFdStYKTK21_+pX$>
z1FXDg#CRKlaOL{x3FcrDa5C)QvVXpzginraY|d=PRPCqUldXP5;Ae80DmB9OoXq6{
z*VxnbAFV~RZirYgk~<r=JxP_dF3@{|Q`O><&s{<DXSnLLda7+DCH9PW&_Zx`Lpo(H
zw=~aw2OO%~)Ni~q;OsDg?CP&rhU`s)BkkdN@20_<Y-2FsW8hS=W2JS-p3O%W5>4B~
z^B(X!9Ccs4z&lD0^7bygzI%`5%7L*5iH$K}o~LVe*T~75uNO1zNnLYhQjc-g%wPpU
zHxgcS6Q6bvj>3FMHyo}XeCm{guxZBCM?Y46+BN%5n;}1O-P+n4zYTqtIC8ABd!|?y
z05<!4#CA7Fz{}PDLGt(84<=*4qkOG|E9P&W<>Wxfc67XJ0X-w|rg;0gs`YA=vl502
zpFn}<iR|*^4($*h2Hx^;W0=3z-ap{-^lWNPSAcN44IxBV2xOC4e;|TQS2CJb_W)le
z`X9R`p&5mdAwk)O09Kr=Cd?fd(zRrNNxtmp7nO%dd_53Da_Mn&TX-qQu6wU{cAvwE
z&R8f$^Xi?+*vr=EYuNFLWSf#N11__n_}x1KYP=hEjHo-kOK%DJ`*y2x@}eZ6$7((L
z%uiw>nh$GBqc;`hvF;Y%+M>vDrmOp}QLcg1SGVhn50j?W%wo6@ik2OQEH8$61&R7h
zrH{ou-~wL>xJrfYG5$lT`cBUueC&>Bs$3%3h$YhRTU_iI9ac?GL(ehUYGZhUUe$5y
zP(hN&Tzts{9Q<-#1PN!pLKIZ%$+q!{u928aL>Ty}#45m@LbY7B5e@-9R_oNLfU?z(
zw;3nyM|TKvi}AC$!n?ocm)>vHqH_3cI2&d^xfQy8UY^G}gqj+?nG+nJ;4Hc`x7Y1G
z&gNdR*WD_ts)#up-lrtSK9G<VevV9ktZ=}u(*b=ZT4_1;Tr>{(Np5UZjq!`~E?x`1
zd)1gt`CB+bAc`M2yjZcstzG(ywyM4gI-`z}Mm<=H3KtN5@j-EUTfv==?pb90PuRQ)
z&$Fob0?QBH6UVqB#p<Zw>Il@6$*-K<xv!Uigk`2L%HVcE_P3(qrP`PBfcXZIKi3h%
zPrRAyn_qm*Gv~Tys(O;7sH-OcYtCjlL?rHhDVz1yHF$yI)iCo-sIko9<=)&{jDpu7
z&$<uqbe8Zt3+EX;7!Su?is>5}Hs<Kw^1hf_A20XtRY%=%TNA0vmv21$^p}5qsfPb*
ztuxy;R){aP3i*}11b7x;Uj1TXBHpORC1a`yTS}d*xi$C0!OqHU0{^}?)yB0{CJ$j=
zf*ms9F=W1URZ4RKyPgZO1E@^=0KXPIg6(|kJaeMmIW{`~@ge=#fmQ;Nw>i(B7icEe
zgE)3J{LUV>4CWpUZ-zEMb~|nw{Fo9s6!?7GS1q`k86O=25`>4b^8f*9xB3^g8e~YT
z#E?WoQm$K2{vfv2tYC*7q4ruNS#9TJ@FD=v0<d|SS1~|?;`5cy(}SAyr_NSgls{2h
z4cIo~ES0i|-`|#=k{CSi1@eJ9qLJpFk5t&j6#4R%=$F$1CQLQs=@l<Zga?PR$l4x<
zNTSNac3B#-gBjNN*^30ncULdGnzGAOP%X?`dr&VpxDixu^-AC1egFQpOcj~F>>0@a
zg{eW7r^WQQvs|j$ioCYq<`Gb8VkWy+A|$w{pQI}9<Hz?#+GmJ7Jf<q>$>_o8Yw?%_
z$o>9yc4ehLQ|YJbm~0_t_8RF2Eduy7Z0U(FwFmkw(4~diQxGF57$K^6yN8Q6+WLJx
zM5Bavk!qlE>NQEyJ+cc8w$*tgJgTw)<P>UD0esK??f53fSxkr4ebOMZUMN_(KXUAA
z3Vfxz+FP-pdF$+LiQRkP%5<(}!Kw3gD>HQ(3#~f3`Pm<%fKAwg3DDp&gUCqq3Gh8=
zxk&Y^EAZY`{IO_OI0drXMc`ayIwBTT`xMC4ig!0Qi2P`#trTUtoe2<2EN~TjRVYo@
zBvCgQ*;Q4_BVj4i-KaK$@WvENRx&o68olE#@$B1ldlLdDFj2R@Td@1yxb`#hOuKUt
zIpw5iN(o`%26AE7-d!0Dvrm!VEe3Y%Kc%fNJndC~p<j34sQVii6sY|6L`Y$6mB5hs
z`ZHdu<W5J(UDmNUoo=2__C>$#ls)_0P&|w>B#KiL4St~O=(QzfC%tQ}2%73*+Del9
zcBWc=x%_;FcAt@i?s{{RmQ8OmwKYVfj3aVwqXYfRQMB_7=+q`9*{jXFuVc%_76a^k
zxuIGi=oP9|%nS|BFtQSplg+UKC($e&r>uv#jk_v1(xtde9=TWfM#XX2GOn4r+X;ee
zOI?WoHYik!<zPn3&rm{EB+J{Pq}WY?#_~oOS0&-*YdWT!(=Wbr^_0kS#nJpunzXGE
zHSpYc-WPStC~xt1#V`HxfA!txH=q6TApBhIY%3)@pzDDP!1=n-w3v=wYZRf{ehG!5
z3gg#FyjqtS7EOBvdscF&8I5SuI-D1#&2YCJ%*)jz<dU`0z(tqFZ(E2z4`^lr|IrJy
zt9oHWHGLohtR@xgHOU=+?Ou7-knU$pWp`KN4eZ5z#NeZw0_h?W?Sr?5xQVH{4fXuY
z(SXp@XWv4=*VAQX{8iGJ#gqV0g>*^XY1*aRURj#zgkebaiy8@h-!`okXY~S+ju^m*
zhg!|by*<f;(yb^Sgbr_eHl(8S;PtJ!RTF9hw`?f;c}%5c=$+~DdjW-I#nmwwTqWgU
z@GH^vs29_J8iLt;R7MHr>tq{U`uy3ji?rfkwv;@L1#K>gr6_#HwinHZd&jjeXO%*}
zWILIc98y}W-CYLQM5KFTr@7n$T{(R0LIvv5OlXs)8r`{$ie3b*SwGrpc(`q3Llu)L
zq!-x4gl-GMcv<vaw}P0lpFEMyF|Z7iqVSrJ@va(Gkzpg1XdGM5+f<LQ?AwHp2#*P>
z_*GIM-B+6XENNj4LSm(qPOQ4(Q<SeWY;-~GvMxG<k*X7n&9k28epTT}Mc%AVnnrOw
zYNq0>vp>O3P3rw)YEFIFAP;vvntM{YomAt$3m!{w_q<u=l3wH<frZ_^M~FE&R_ZS?
zrEhnnop<es2;mSEL)$Hv7mQt-lkWe0ZUP%j6<$jmyZWZeSw=Ycd_l|N3+R=Q8@q1A
zZMo^q$mp-)M0E|K?)<3&VGhwcEF|LndiuZybPn=u%VXKsg<-B3&NH2Kn8*coa~hco
z5L;-rrayjD`=fEQ<)!Nj;knI{h{KP;jD6~ZktVkIlU-DZnOn=EwxsrN8l}@5Ci^(I
zHTS^XPePiLA4AHV-n$UtroL|EKmA6ptmMtDr**p-U#HDbteq<D_>=6fxxqD|EB&x-
z1dSYNRPY$_1-yS2#|nnvsQ^NAB-m(kO`sCKw3UV}DPT<_@VG}%X74vK{kR(~r(Iv|
zvJ?n{4C}IIOoVue$c}riosw5V7-tVFNMtu`5qru^z){CBc}Ep|-ouIt<lOeHeonrZ
zp_@MT7?3GGyg3nVmM88*sDT09B-4y#_xd#EeU67}^vRij@&y|{lJlH>(23(*sMDK!
zW+%V386g2H9A*J)hth$kV&sE$fLZ-cL9+|tXnl-}(8NbJOFvnBdvriWUR|yWG+(j~
zJc6;4k7A^E&id^omf3cA#6}OvX<D6BQ-{fm=Cjg%O*ZM?tx4-p{bnO@z2*zAt+Tyl
zX}d(Hl38j0lj`KafXdXUlVvyytL$?rx$}0qoE)m;zxq97D>}D}*J%0%HIh`7245^A
z+H&w#Lrjz%0QKg_Fkr-S*tDgbQ`{A)sz`?st^)OVXV1CqX@$MzccMAVaMZRqnyb<G
zu?lUhUlAZj+~=VEtfBv)NsFl%D0kdFBYZJqGhLXgZ`%snhS{*5u=D;zz))iz_qMi%
zCm8C3<|5c8`#g0*T$xT+VSj%cb5X$;KE_3pLRk~)=9g!>E&y2y<#u8baCF$z%?`du
zLCkHeyfUrY?c8+X3`^TQX!!OdB03|miMhK*xehvln^qv^2u4K~87@H*GrP<RAo>lt
z(6!It8hbhkh8@%xSEmfv+uXuUL`vo!%;ptEYK0$uFcW{~o!rT|#0+?l($cnie3E+~
zz-}YtBp_{h&C0!H?tR}af6=kMU|0r|3mU-6#=@R-5H>ia8w2OMK)8?IbWQ!70s7jN
zx`^qP*_K)m8j6aoPrtshsfImCMh&o0_9a09_Z?X3Ekr|!oP$);o*@;@9$9OQ{adV3
zm8W(7cG%mi>x@b}C!B+~wvcZ&y{;>o{j%iTm&FvPL?pnxObpC+g04sfu-|7*Lx;G7
z*;dn8ayh>HrGJZJTwbo5otW|K|46sC(DEhN6g(74!~AOTlUDyA(KAhI+}@YlSIJMQ
zvBJge(R>s;&sllAZjyT<{Mk1GE{ZRE^rB>8O{lcW1L=Hg+s?J+<(!=B(SfU@bis3`
zHQlAOKX0#GUz@#)b*%}_XC3;2>q}xnC@(WnHqJZhzG*0?{<tJnm!|fBs_nS9hDHQ(
zU1cV8T7moWEDRXCtssIaG8*?1UaXDFlt^Dr7*wBh_2k0|vqgoh9w5rHiJ7Law^2)b
z3%g!!?`Ukcq%8bR9o^Du>G=QrX*;Q?u#<Lm%(lI7Alg2W&cf~LjdzgBaRReFN`yb)
zy^y6vz@QRu5TidoQ*ofh1N}fH;&!36Tt1qgAq-%n8$1}U@r48~V$ar_I_S`9ZinJ&
zK$K$|LLQM5y4bD_Mm)Rgj3T-hgDJa<5gMl;Ys8t;!D~Z5LJjtH=z433*>mi*s>iMI
zH?vFd_Fw54ODfc$gK~TBK*n+|<5By`4@~>D{a%&oN4J_dyaL~+G2lRbW{$5ySg_9R
ztXLMBlC>FcJ!p*rVs70e*_SdqSj?n&(CftPrs=)t_AlN#Wx{NL4+}rmn;eG22}-J=
z%dd{xpCs!=akjaY3PVDo7<U}sv@El#=@@B?IxGuy6fDK$CUXIEsVc*fyay_g9jZxB
z%u}BRDCY}I{ctF>8W^+q+=uVDS@%KhO!Ge0f!Cx~95@`GPvHFI1khQEjw@?4b2I+l
zoSU{3EJe)QnXf@^QF^sLz-B*IN-1Zq16{>~;F~GARM_6ez@JvZ@8&MSpO?gOQ$xyh
z^T7J|D5p|beIu3ns{;xu%>~NCkN~3p!vmpVgIM7m*x^J+yYg=vs-JfHLK~+gVQ)`z
zrolxT8Xdk2U`=xwv3Kw|O$i2PZo<R#rj?I*6QO|@#T<$)IQ--?e1{#~qKv0$)d=Y$
zULTf$kMY9mJ(-0#rmgvpJ0nT8yg1|yY80MZ*<g;gx8P^2*WoWJW8DCrj3Fe01nu#l
zt^E600Qy6gGw~auQR;i4qlrr3G!P~e=v9%|lJb%cbC{SsbULl4_hw8xhAE9VC7^5q
zOKf==5}lhY+QBz)h*)a(dm*uO=r9ra#N75eVnmM?iC4(Owf9m=`%MyA`1zWFw=q_I
zhhHs_ysb&U%TOCpq??Nig#>?q$8tcR!0z}5`)|2CXtj}Kk&u9zj#V#btjQ16ty!e|
zaLAYx_PMpS=WVO}%aGUyGTAz>gvK0*bst<JQ~HO*Mv8soy~G0Edv!IkR|nr)*5D>w
zVU&H-C}|%Cwnu*q?|^CT)~qb!^UHVxsL-RQClh7Q!u0d}O4YudJcIk)O=9y@!>pwn
zrm*|hidA*EyklI*(1FML4~WGIENRif*i^P_eLoMRR;}0eKdpPN5!Gnx_58e3^C--i
z736hwxnqewm})lWgNuXLp%GfZSkME3lQCvdxAVkaktm>p<p@T|*{ff~9by{gFpF~g
z;a5WTGp7&&o&hpSdvzu+h#Y0bl}((=dU>yr-P`OFHM~-h<KxfBPW~_X7aKQz`?c|X
zbB{TWuQT11)(7lJ=KH<ZqHMFwiZ|`G9_H)Et=I;`YfJYh%DR1nD`*;Xy{k8-{McU1
zP@SlelenTcZODuEJ5)CpUrW0&vK<Oeo)>S@nX&I5c4p{fKJ!sH8XDeuU0|eJ^2=yD
zdyGq?7-&k$Uhiu>zS4Yv{nC6i<-YFB_B;_Uy*E&h;j@BFY_K`cMxRe@cSW<yoX<%B
zAYJW)XG?%m)20=xHzk8RW0I!510WNqjr1n3%<*py!GQko^R}+}vmi!CoMdk*iI~Ci
z)TEY767)GKvNk=Pj@fBgs)=rQ+`ZVbh^bYr<Cb4WsB`t8^N7*W=4gc);63^t_N!D#
zjE5XM`_yUmsg%o0iTL|T&jmN+)>A7gU;-lN3twP>2|X&meaX!6#ms5Tu>*&9P??iL
zA#{<hNn-eLfjd_i498#B-2kf&+{n^PblOALL3XTuF0SPQtL;3U$4X8`8ezaO`9`eC
z?!si;w7Lq3VYaXAp3yv)#Joda{~F~Z)NJewxZ~o$5y2hE(IQ(U3X(W&NwtF-fE3*~
zqV>?YM?7wrhf>ZJnY)l2+{_N$Oh~k5g`3!Bn`^V>GG@yqS0M@AmM@5(^>j-LX+9Yx
z?wm;6#<E4%`ODxFZF&ex8(UOjvj-X;d*Jx>x?=zBs`S>#GCtMK2gPG%d<gdT_OCcj
zGv2mBmZ&#$=t!(7h10nh9V}zWE-NYT_9T700|Y7~m0@x<21BznPB%|Jmxs2mN*zkE
zZfD$Q2k&unnKtS{b;dYUb5P`B&l=_0IHmP*-p*<3B|n;aY55hn`^Ov0pZl25T*$Wv
zx~s>86?(IChmN8&z%Y54VdBx0QY2D*SWrJte7LT~6}oXvxj?aB_rh35`aG?0DgbW&
zUULWvOc;isd*vou#m#kZcohChuX8YJnJu7i6}~i|I$J6Css{Qp<NXcV7ZR)1Fp19(
z#A9EeY_|;sope_lu=F)siBK$konM3ZxK+Y)69WY3zJ+DizArT<dJzwQP`tdl3B1jy
z7o&9!WDtz(0B^ulq3rUYuJ{LwH6g|}!To~hwVw+ZFWQB6z5qH0cIRV1^Qo4mRZg2d
zdas&YrartHpWMt%eXT{A(%j1RrFid=bcO`I^7^W<5z~*{t7L;-DpYF|pUKm&a@)?w
z+rbuRtutAUie8F1{+`yBte>wu{e%6{Z)sr@9Ioaih8BzTdL2)$-g)_#OaIfwh9=0J
zTt4Nt!m;{}K=Si!7(QDTWQ{l5Jm&6Y7-Wx1D0MdcJdp7x16uYuUHb#yUSX8}K#BEP
zgI4y6&(q#S8*%cgr0_@F&9Npai3$Q>?yF{GeEpPIY-z(TGkQdUPq0Jhsutag(~EOW
zVJ|A-Kf|FQj&7Ck@dm7biBC~&h7r7D0qAHJU#9<yoT3*$`zmYq*E>E_%_z$XX6F*@
z8E?YQpJC9TsAiBS>#sz(;4>gE4WssC$1uO>S|f6*=bKfLi2+`((XLZ<6k5E>$fzow
z*x@bApr`TMM25JpsAEg;?R-*)JyI;q5st3jgPZ8%y1?Q@jOVOcd2!!3p?C_YG&<0{
zd09N8<uJopE?Uw3doe>&X_)iD(;4N{#w!CP>uvq~5nYT_NtL5P{eJk^n25--`(k!z
z0;a{J%S`scLxhan`COw8r9_jS|MBK@&pJq8Cw^D3jO)r3FuH@95?>n>Z~jFNrDKJ#
zl-WK@EG?~xY0+@{b>g7Q_OC~f_-e6oEy2ulvuAd!ICLWYuI=G9%c?__X%{B~YFods
zLl7z4@Wtp$<N9xA5nSrWk`djm5-T)2h%-l*3!UK%E!aOtZeHe62zSO~kEHZ}SXQ<2
zycOnnJ@~uy+Ah>N4*M+bsE50fuK;9$)x-FCl9!kt9`sjE@GdSPTxgw{N3nA0c%j|i
z)@!TH&*p2B7f2V!J;&ZptN5Ye>2I!R!J!O&W`!#Eh$Y{Yt_i-!Dp!dEh=YRK3w@;x
zBP1F=ThggcTLwE6qtPzs&&r*Gj`N70O~G={>Rm5acXt{(>8MwCD=Isg$QjoHy&4J(
z+h2=Zsfzc}>Ec@-mtX_@WpZN<JZQ`V**k{+w3i0Xc$!t^@hIxmrI_6sCv-@9Mt7LW
zm;yv_>6%r~9A2LH?)G86Vj*gt4U0E3<Qmr=1J|3a@KZ^KjykN)^$FF=ZI<IyI(4r+
z8>ArpFC4Yv3iUo?#S5d*Mgdc2WpiAc0P+)dN(ce!ug%v~8fvFjH~?34vr^4OlFiG!
zb8N<s#gP7|dGmV};umRB^SHWKtm36Nnk3hIsCylJ6#34MDrAOtc@}q-?bSm?B~<&7
z>x1Z0CwnVc)wYp#eFD5gt{0@0q-PW3S-7j8s*tM-O<48A_Zrt0BlUl-&E(?c9X_;v
z2D+{q`tIfb)=8@&r(t=3T@o(Q^x~i-^}bBNfqbu+J|dQWDZYw@O+SE%stj?KgS`<`
za@TpXp11j1qBET0gk8Bt#{Ljo?KDmZXEC%c$C*TR+_6!3kBn)j&ObOHOzZJ$-;Gw{
zThisBr%u!;PXAECeMjm2GDU5(Tic$ATLL{%_7-n+3$vh3M@jTCHGTK0ZnD{Hs=AL$
z`-8!%<FKaR)lzd?iQoGL<`v7d>$50=D|B&%^l%kZk&8o7e`yqpp%dLc%aS=(>Bpdu
zaW?o|$J>yXd{@1u_t9F7VMYW+Rh=}moL=XaeafjNaC^;CB(3f`dSllyu_<Y+@L;uA
zj!VDG*etu&(1NPzODSGIzMXLpRI(g7t+PJAv1=>@`A|D4RH4_PnS(uJ1~qMu)GgdM
zBgw(&oyQ8LniUhdW&gXex%6MS$5%7}A6}gigq*B{#z{2x9V}wSf4x&@d4iRbzZk*e
zzm4Fc=^DceW-I=c*=KrcW{!G%bA_6o0T-G2^rQOF@h}Oyzl}YP?O%(}X@y_WBYeLV
zK^-W~<6Qkw>H#1BFMIY+P%B3CFaz86i0T^;?@--33qN?NfHQnL{;^fZ-Pv(%{XB63
z<}7PZg|2#cU9in-q$N^m*qE#Ql(4TyKhYz#d0oLd(@4Ef>EDpm|CaoI`IjJmp7Qll
zJzYP-wI5|h9Jp8SbFS9XTp+Dx*RY|*rR?Y5+OnhEKd;vdQ%_>|l7EB~uvlcosvCjj
zjln9kk1y=>IJ!wv*a3gtgw{pT-DG|3PZs{b$F%>01^<8d^JO>%c3alKVa;6EvotsA
zNn}s%kB>QT9zyi4UfiD?^U~^4!M+`N>T}aj-012E$ERObR9kYX@|507A8r;}hW_QU
z>Qy=9liIA9r$+p!JduP>J!31JnqY%yFmiXSa_!xeddi-K?f<lg{o8c;7iLY02F*D;
zOczUdba=R7-l+?h(B41s9shbea-_TBHA~b7j(_x1{O@M@4^EATKQ0AXgQgTX?K~cD
z**(UEy|FLNd(4@0BlpRW?3_Yp*`~r|N{wjCuk8QP9rB;+=ARkj|9$uW9PLZ>-wzt%
zK$XL*XNrsuWiLB<apO-w=#y9#4Gv$CdN%vE>=vQ>Wi~R0RpEy<ZQgQume*1X1;t
z^)Gtv|BE-RyyGgiDU4)E_q?R+NithAEa8c%{Tt*pl?tl_>Xp}8SJh_ODWFs8ddAAa
zvH>7|WsCy-CbLbYSe3&=_SnC|{lAbP$+R0JGo~W-pE17gB5Uuxm$vP-%6j*o?BHF<
zuUf&07@L|WV(C8(EDr4udK&YY4#icRQ7=iCtw}(VZDL+2A-A2mD)Hk*3>kHgRXip+
z;-8#|D9^jTw}OQ*E>?pFL1Gj}#B0(BE6Jn_IrN_#{y$Q*I{D=+jhI6|am<cSIll{D
z!WoL-9TEFg_y2Hb*605>?yx*|!B>etfkys*g88oY`$~}LRj*sQF*xMzGnhROgZzJZ
zTltC3c2-wp@rG<L?lwd;d{J6L`K8%sD?FZWUmoIqDcvFTdN%1^|s(5MvZp8UD-
znA`s%b^q5g`QLqN^KN1D+NiVXu1lHj=%y<_>zWw<kmO8v%Aiu#sKw~cRpEd4)&J0g
zAl@L~Q{r|*kzI>o_FvJ{G>z#H8-qHzhVlzd_<iist@1LivyI2%=ZP~wo%h@EPuw+N
zF@dokwoMWQ=WI?^C998r%KwzVBmz(P%w+gq45t6Uy5nbfvG+$x?|!KT6GM^lLm~+o
zC!kS(SEKPpqP4NuM~(@tcuvi$%yb*bnu>jvbfkeu7e8?&%H07NH%{juSvJli?lvGP
z2vTxFcs^@;{I?#H8J=R|KOAJ=+vBpoYV`D%*ND7>Uhsbs1}wZor;*hCPNTv(qs#fj
z&Y|=)5LuS-ToyC&=@_GbX1g0>cpBgkEV{Zbm=MDEq{vz;D_z0(DX@`r+8`koRC%Z}
zk&e@Y<{C(YCKZki?gcSlJ~-U5x05#X<Fp_2T-DGjO@kfovDm+T&Jsj@=S7V?+kbD$
zoc5nX`u~SXmFK@aPUgy6Ob)EE!irfZR2hlf6=7kx?`zf;UX8wN?niIUp;EP6#S)`h
z>{CkWOVQD9luRbhA|-K-@5^M^^DaG$b^7u5HY5WZ&;5H1%K+CC6#jF#{s)xWfG-rJ
zYClRG-+Th@y*@itk@(y98#tDq!(7%?UIkr1fd?i3adq?`n*KW`-}49UzNYJKs~NGI
zo3fY5s2F%=R~j@Gd2=NIKFrBG0-p`N2(uA@K6$h4L0@8GD{5l<fkj=~&^Z~21-?bv
z1y!dL#JznEQpBH`Iy1KUj+PmfFBQ9wqz!wt==04L=s`8R_N}PKw{|`6Rq)6DlqlRS
zSIpY|e|!25!0NyBFGDexS3_cdhTuvSd<ZZiJm!_;FthSRs;+^%fXLmy6D3nC^Xy&h
zZn>N3mF3kAuv~ek{HlWe6LW@ta!Ho2QXqvNy9jd}WHSFVlS<=$7r^zwCrOW5<v2qu
zb>imlI_eAc{*s<EQoQto#T(v<WEr9cPVKGmg+BgQ4vXCFZF8IU1uN$5*EV46+O*EC
z`(O#5Hg9-jegYQsS(Cd&cOyrB|CG7=GLw#?)#GL(PH?mvth&OSr`>y|H2Pa2uQgv&
zXZN32%2H+z)v9jF2Buo!S0ev%+1Mbn1w}8)RfB7b%;OgOUl7)z@MV4EJd?z|pMC$z
zO1AMdXt%1jr>**?ne{m+a7f|O8CL?(eYo(ak5AGBQmZFWU&DxEuHE0!c6QagEc<5$
zS(|M_#Vp;-`FwTXb8Q|H=o9353un?L<z{vFuVeyV5;Su6(iXw>Bj-GT^xuO2z8EGy
zTz;?&wf!U2{LI#c9+htAaw(Q$XyCG@RPf9}sK+j+{>95LFPj_Pl+DoKv)+Akf%fX1
zN*;*Zu@v%eOm=+uV?ezrm|hwT3+6NS(Jf;B#s_zA%g>K#p0~`eVStOxd$_&bM5ciP
zhr6FbjSiod)e!w3m8I6bY~tDW^gH*bn#?nJ1C^hXomYOOUHNw=JiKx_#6xb(G5f8q
zYakEBDm*-(Q|q_v(VVYHneMvL9wQohU!XIt;v^AnI)c7BFX4W|<AU^^yVkiL0kHli
z@x0AV4>fPdX7Bw%KWCt3O|Z1wvi^>SVk<HcZuH~nKQQEnY*1mb%Br`Iff&lFdSLZX
zZK5yq>W%8?mj~KaJ%ruz;n)epgBj(V^4z})BPsP?T$}>bTD$=SZJv*6wKu92e{q%Y
zP-_`+&nT;uTZUikUJmJ>^eeFCA7sXdVZ^)?NT+bL;PmZLm`)5X82xbW$89dpfZiH|
z2-#?XC=osQuW!}k#e6dde~PP;f?lF1ze060o$z&)%n(oLQ&W7BE*q@Y#(fm5*w5cg
zk$BP09;_~}@mo}X^YnjX?=7S2SdMmK$zo=<EM{hAW@ct)W@ct)w3wNhnHel*wj|5C
za*}s_ImyX=lbi3S_gcO7?CI&5uIhTKpQ@QXt$lObYAdiV=ETj!*Yx4p<15o~6|oe(
zj5Sp<7|)mAl7i9nemTb6WL^QV1ogB^#_pp^3MnIXHC)P=#Nb~kK&FBRN}s96^i|7E
z;6<H0#R0ADI$?f-lh!T^rPWe%X`znYYLxOib&i(`v}!INiRnsid%~NsyM1?8OeveD
zkO#wdr}>q#GLoAbbMs15gOgR4#alz}zv_4rTu|vrK`k^U?Nao~;VZ|$iPKq%s6<P5
zdfw3kQ-b9p@ZysK*>Fgd&E}itDU6-_e9xPXbMfm<$(DV>pK!VrTfdq;mS>phjzm2>
z5p}i%n!k-@1#u6ZHxowjzl^CX6mT~lhtD+Q2mc3Xeie{`N+=Y=<Nd#sP;}r<Vo^*8
z_$iA(c9W<1GYuS8rI;C8Q$piTMXkkTm4kMH+c(&yG`dlEQx(5c5BDP3scbCykwi)a
z(>&f4f2W5Z^{5qrO1QE40L!)|p&BYna$YPhWpOHs1|Kht?@dvZ!HfQnm<{hENWPQe
zO{7h=0Ujz}t{3pBkG%2M31@7hr%R1teoBAdS8&%#Qt|1@N>!+{e~X3w$sGBY`CAtX
z(lLm*qU<sLdweKj^8P^{aVz{#bp(x8j@D-#W>o5oK49QA&0NzmoWT~tF2ek>#Qg)k
zug*$x^>+*witX$-m||)FDR2A7Nx~Au&o)ThdcCVpkQlEf2t@fb+f`W)DnQoh!+`$_
zn!&3Z*7K6RecU>wu^S&*Rv=-bJXDrko|&|2$McqM^{#t&Rx@cb%f{v!h3w=tZFBxy
zwNxuFGVHFbrA}QzVpTl1qG+M;z5QUdx;ZTQXaM=|x|5C&ny%JzSl9mLYg!=iKT7mZ
zG_42GuinRAtl_6cPztp$w4Wr@HyTZKt||$wQ$FZ_H8}sC=yl}q%8C{C9s0L*vq?EI
z^!GXBh{`5Pzy7=<c7~~SW$$DpjSp-Nq4>yN@ma^B_2Zbi*AkR*#eX{Hzf*QD7w}Yt
zJGVild{84IEsh^FWTwJ{=a9NmVT3*v-r>K*=RfJ{FIeGq_@p<um$Z+P@NruXr#iFg
zmO&m>J`l=aRFqBoi}GX@#)o7~48(w+9>5i~7d6<rJXiZt$V)1JL?#9yFRCT&AMEn?
zv5PFVYi6w`{Ff?*Hx25!1kLf0FPGG-1fCGd1p<MD;eIbvMmfn>l?Z+Q+wj*Ife3SS
z9=5i88nq}{4!Zp%GB#z;O<@35O#Z(mKX2zJmF}jk#EW!loUex2qp~CsdC$&`Rn3}D
zG3ezDmox-<PZ3$#2;K7(vgAIhm}T4s)(xL&q_mxS?yyvfR(miy->rZc))OoIrPR)b
zsvUQIO(&;YH_-N&lm|cJ5df=^^SpN(fx6WnlIMqLdIjRN_bOOP^M?lsNu4TcHOEQA
z?9Rt$^P{&3G0~OL(S!onn%`TF*<B*pJ7FcpdG4Pi_OUS|*c&z|P%{jEgi}fieqe0I
zBt?*eVbA0Y-3Hd#n1M36&2i5Zt;F$VW#&Y>+V938ZmJ_cx_X!&B>0O4`o%(=p+MT{
z!d|uPr5{SM(^8>kvNwm_{a`&uIbd>%^UB>s-a!I~tN0ZQd&@P7&~nN1MBrA8NiO-r
z&xIL0rHda|%Epq^BP%TZ*zeDVxHgxQ${+uyIEjUEU({DmV3{8ppJ}zddT%#3;xHUq
zzkT+&8dJ=GetUw=(`ih7%1&!!R%<Mq_!}n%^vkPeify4v_>z8+qtr`(k6?8C-azCC
z6x2pg*UgAXxXi^;qsl>YVSUuMsL)hpaM$@zc$UkEy-ghRg@bmMZ|ecMaeuwgVxlH%
zVSbKE^6pr5sVN~ZM17<=ul%-vwOwDEhu&SAPM|yQ-rH6nPd#;2F||VS4P&#lMoPZ}
zKQ_4M5ytxiHuS-NfekbAN`3FNNrloNG<LX!lGEm$M|a(&(7Ivock=ubX0nN3WP{^=
ztoTV|L&PMNQ(^kXx6Vq<dRQ!Cv{jJPaddPYlfGwIig(OGs;!2hiN|cE7w0Wua^o9Y
zkCeu|Ihf9}yl)o?uDeh1wAUM8LzG(doEzK|Fe!pkyXgc1?Ukvy$ES;7y)iy&6N5r7
z!^u_B6$4{NmoO^XTaOCkuhiS$76_Ro)k`iSv}6E7e&%H>TBQxOy(RPK9$xR&Mt0nL
zm-bWWSH~1bV)Gz7xpI+*^W57C6&47OX9P3FaWokoyT<!@casPdK%JRzoWe9Z>-jib
ztX^=isFSWCM71hZR|Mvrz*dQU8@p^}s4{cOofb!DUp!&58&0DAxqZS!mePH9Wt71%
zs9D9TQYDKTe8a`g(SW~{<iXy;X5ws3;S+p5Q$|VlNF||<ja*w)XU$=@3E1UnzQM<&
zT3IS^rDi4FE|W9ILS7a5{$q>et~CoSbN2GUD%X?79M?*Ns1eHQR*>8C{L*J$Imn`l
zmTQu#>sjInr7Z+b68VL>`(r5;|0$b<fX%kLpSV_adNyH)4DLU61cu#@;JCLurL7VK
zhHXe<(7s?^G6g|5ie06w9d6c6`D^kpT+h;8yHq;dFl$ygtbZdmc*Q=Z%1LiCcnSfd
zUm&*n&TQ5odS~1<D<qmz2VfOXf6ZQ3BDLg~e2brEk&xnKx!szmk$(OW&P0JYBJ6H0
zhNCG@lzy&G?XYBY?Czt6kl2&J7gzpp{po_V#ZQ-0N+WZP<S3Q8(=FZjO@<A1M+yhu
z;{}!CmbklT%hf%U^E<aMj?=$Gp*b6w7M$$-jJ(PC+5lp5vh>CH_=??$V>Ip7$eB&6
zKE7yNS#nrAL*1PwXfz2i>t*WW4HyC>D(Pzo^L6f_%S?gTyWPfk1*Vg$SuFMaSL<k)
zNUcB-!D$eKDUOaxoGxz$-^yb1xYVwm*qfx{m2FA-<%XB^2L0jQ4#E>SboB>YYn-((
zSSg)-*@XTy9Lu%y+p1>nlJuaGbN?ykfl~H$4*E?<A)>jr@8(XX!YUwMHt-zs-1Osz
zx!4DiEd8DZWQ_9S)7sj`GuQWyau(dd7CemXD?QoWyzM+lQnr#dDclFCJDuIR$j5X_
z(XU42c<u!@3lx0PAkthxO=F8t=`dQlZJV+Y64Ro%G*B>JoQIc&hlrLfkl)W%+-0w&
z;a8R*f;4L*nX}7OvOq&_T!poR>1}E1Mmi`hQlL$~Z6;-ze>kT5wm>_OAJWyrLeC!E
zvIr*=v!x6Xo$g;bp0)xG*jEh;9j2AWP}Dwu(foWdQ~P~g<Rzy;;cQjjw1i$RxdP(e
zyI|e|S=bJS{$9c0=qX0VS!;ei>*tm_rOy=$+AxR1dAW{LCB2u5NwRm5JleFTnK_A6
z2FJnLx2g~0BRQ#-S9YOUpV*vsPHJ-=Gh8ctQx9j(lafb6f4TZvjemgBa+LFJ_%=t>
zjfrZa>#jSX<6ytu<=oqAdR-%QsLUL~mh&so!pn1m*x95-WgPQge*7}WEK{z%p(;8Y
zvTo>2H`&IM?`Nl1a7q!9L3utS{7!X_i{Um?TkTuS5EQ5tf3;Cf=ia?|q7=af+mAWi
zd`=ns-o&z9x#>A#S)+Jt$~<Y`;$V60sGvd#@epq&l=n&mQ*6`Ote}Zv78JR(|0*gQ
z{JS#{;Tmbg-FhkI8O4|wQX1Wx5ivB^(v4Crwobq)q~ooFfBe$OpbX^L-0+Z-k8y?d
zhEzm*au~DK1zAO^fhT0Cl(8CT^(ge3o?SV=q1m=mF1GBl8YmWySk+=S#mLf@Mb;O}
z<aA!ts&W~ak5|b|^$DmEY;F*&5q2vobEJw_QB5(9t*qKcJgZ`V$|9Y)d8M`(%+5q{
z$$y75x_ldhMB=cFw}4;QGn#U?)0$>Ot5X=?l5uv|(sVE^mtyY}BIWrNx$t^`Lwi+n
zjn)2?k4($Q0X1HJaWHKr@_1KiPb!_g-OxK<MFTyo6HX!cpS#SszCFrl$8V~jz(1fD
z^70`CtR6jw!t*OxF{@aa43Kh;XI==`hxROjo09Sz*o&nq#LXiv7eT7`oanyDoPST5
zYV}Du8)@rEC?h^)p?V|0jm_r0YMvW!PhwkM$LdHj(%1SckFhM~1>+fZgwSXpT-uGB
zg{A2Zuf8P7(g_R4gnr8j7X^z6#@2KW|5q_hgM4la-g22!bKOXq&hku?^H+UEx!AFr
zk0-VnZ)iwH547e{PS`yihp&p1{A%#`$8N$$$Av98ag5a5rAoWL*cUNkGgn^WG#mI`
zj0KgYSFA6*-gM)7Yq_OKXS$n^pt6(IqYY|^8Nw2A)J|27&c)}vE=%lVp_O;g*V=nl
zGEsJaZiy!9tk9y|aIvQ<P@bxXshTJ{TDt(975&xeLSou`M{~7i+I{vZV0BeY<s>e@
zJQ>4WX*tkSSvinLEfn;~|0K(9MM!(U%1l1-5?+VbX}H{Mp1el>31daNc)yCzxx7JD
zWMSTE#Q7ckZ!GbTw{HHN{r+>fXbIuBC1aeM&J5&KTG}^rr6|a5%y^y}UsaOZ$)h?g
zZ`B-W)sD!dkUMLPYMo%ju#{2z^kB8OCQIk4tRSFCDE#jQ6aQTZ@V{KcFZv_vYygI~
z?QFZcOzM86Wies-q$byn7JG~L|E86HS9`yY`$OjIx3d2$EdKY_bp75e0Y(DeFN^Mr
zWDW<(KMTUnztQ8>7I1%zuFcuz@9F{_L#-D<*1{_hcm=O*FM9j^r-&~A;3r^kcwF9p
z+K|oU-FB3+lR{aS)hw=mvv$fpD>2|&9^WGR=VO2G`BN4CR?Ba-{403<wvFGm@!K|j
zqu@6Rexu+w3Vx&DHwu2E;5Q0>qu@6Rexu+w3Vx&DHwu2E;5Q0>qu@6Rexu-@P#^(O
z2*3C8u`)-0$i8@9jKJ!T^Kv_zB!gInvTlsV+P0WhuHcQ+)IOqRc%9~Xr!lJSRcVvP
zOim*_C<a~7pL(F&vJybRQ~;m=-~h9M>{9I13X4Gi007+|g$4i_z|h{z*~s33#@5A3
z$KJ@m#@^7#UdNeEhnB`r&r$CWyQ!@V4FLh*KN|k=v%hx>2Yz$^q(Dk49YG^OMLsn#
ztx%&xJIBy)xMy$g^mMOa3vmnW03%OIIvqtLE;U6XE=IMt7kEleO+`9FLoOy2Mk7i!
zMmZu%B|bq0db-T3TxkZQl9Q<;o0goG04bl4nh+2Rum%rpA6)65mkr3jGCjMDLK<wD
z&XiJ~1GONh3GhcL7w4odLO*(0^ilp(DIE<g|4d4u@J`4+T6kZRJ7f{tM{Ip0OHdAU
zlx6}(6)e+vdu6J`u6927;VY5QxDd?C#Lzdv8eng|GlgT*AR)^`UMa~yy2VWfc;;Gy
zm7gTBcgL$wj0il=mB4IW9)@LLumc$7;|Nv<Q)T3l;}w&OsGya}0Cl_}r^a^GnR4nm
z_U~WkzKm5PmVf^TL3g3y3_t+^0ERyb@&9!=9qbKgr1UI|jLj^K{!BhASt*M^T6ivw
zZhXowr~a!RcwiY$>%Nuo6%sak#`RiXbyUTn_I$1e7T1#bVH2K=4?9^ny(I;a#X<eP
z!R_f%WYcbb%1O0E19=MP``(el_lOoXfK3sxZz4DMnKxJtz0{V1u)xv5YsBAmPp<7P
z3aycPTgLbh`3@u+UZ>@4j=N{#YNklv!W}SC(T@E2`yzaahY-5jJSafpmUS=P%Umpq
zO<5CZ#7j^Ej?xmwrX$I`oVdzP3yTAM4CMn;nb1!ti<{B3x`(~~dZ?pUw}GqBb(#`%
zX6u+vApfN^0O_P|%zTN2Wq^5%na1@y;0)s^x@$No&N47sX*~y(yoqOz1GGPyk%K!t
zOBfIUKqdqL0OkLx-M@zrwdtSfxKmlmW{nq~Yq?v0K@*n<kBCe0f{4rymCTA<GW|2T
zS_Btt`C7ZF3(Uc`i}9Nu1ZmhpS!e);v9ZZkhuhhXXfb&&a@V$3RB^%X<h?m#R2Q&_
zVFDyhMnJAl$CF=Jcs)KJ`ZzSz`I}6zw=E$>$#S<5YU?E8#mS!2x@DGa5X%>Cu1M-D
z5;@nmfYTqIsGE_)yQZKfG`8Lv9Niv%ce&2q@1KtD)}AkLSwkmLp;P6iZ3k<_NgCOq
z75BGI3W0WLHZV@$fhz=+aapBeF6{hz!OXDJ6<PxC04It98sXwllTGEV>?Nhy<_STX
zc|)DL79f*=ZeyS6`!l_DKgr8kXGBm609mB92*EXsF>{j(=wX}G-tvtq4*4Sz_CZYb
zfw3!kLbhvC1|hHkcp{?GBn;#hB~(l^kRXMQ6_1Cny%Dy=)4jN7Fe-Sqh$%#L>09Sr
zVmO*fM@==aLKGkZmblz$DjnEE>bNVh6s$?F-|Nkw2m^W&bYK?D!M2X?hB;+GbKweV
z2jHx{m=_t<G31eU@4Lw&W%+|H^c8{y>9az-77NwIA*rlU%@$s;HAJr$azJRfdBT3j
z0O)8dsca|Pc+Q<Sb932+aZLBMhHL4v9v*h$${U9)WsPHmzE|a$=If_>kMsZ85e!zW
z7LGB=zPxmClN{2RtOn|Eh{R<Y+(_LyP{CE2woTB0Z8b$2|kld+Vw#eSMHY(Wto5
zg=WlcZXh%T{sF^%DNWt;%t~$Rp#xY~UwUD_gYxT&>3#tiIvTmLSkRR)$Hi50K(j3N
z^3syoE)iV){Q#a_V4bTKt$k3j&SYFu4)6+9=tS!Ztrl?93cJEgE5%C)fzcQPex87d
zSkf4y_82ev28#Y;MT0AzWSucsJ08rmTLmLSDjK~5;lhyad7V@>Cs!rM0X?#O*g=|h
z0Xf9Svxir+uF_@W`B+pIhcyRe*v0F<mxd^>6d~@~7IzVj;x<BE-wcG95MPm6;7sIP
zIX*}C#d?n;m!j9ewAB_b2Nu<!B2jlhVCYC!*_0HJ3tD{%DfHK-Vht?dEMapd-3wBL
zi$w$GK^Y;n^)rKXJmTVytOhpswOcg?|5|774o#ZV$Ml*sMz?GX#80%y{7QCfN*=Bn
zM-VltEcz7iI@8^Ieu-2mKTt9eijVC>_qpF0c{7I3Hjq3|;Pq{@ho%?jk1&TiP}vp#
zm?>I6%6|xRgFl1${@&bj9~d&{UA%+1f;`Fwy@PxN$~76t*ogy~3I8GmO5)KFS`qOP
zT2UeDi4m#YZoO!4B_mBMAp?(0FA)<J0}ax^fJGWN+CMn^RVD9yk`H%O0tNuU^dGq+
z9S0*zV@D$gN9sTAaFpV@`8qGWS5ue%sr)rjZ3456HD0e>&kQ49lh~I}`UTjl5`>j2
zTF?9=-7dn(HumP`Kk`@8*i5F<w5r$H9|H6+hgt<&6zJ4hlf+H5uFA>p&Q|dupo7;$
z8MD;9t_;&42oN1j&v*Tt<WKr%<Oh4%53_I~y|UCv<iVQJzbdi`ZI_H7%8jOh|J*rb
zcD)VR=d<N`#@^VxABN-Bq@<zgNC<Ut!=#^hCqVRp`wr)w?GF%P=Xg28o=a^Vj2o3+
za3Y>r4$pBd!co{#7aNMwfuAHg#>}=mbrMLSH1Gzk?uhExV6CtaKnsqME}8*sR3iAL
zO2N2q1cYQI$te{;uW+r`qDmjk5aao9Z*diqYfW;DQJyf|LNWzwuM%oPc7SeGGhY)8
z6sV`XhP058ZwQ`~K*U$Tv^fwb=Mu<g#^>4wtc%<e+Kh9OfTqDsK<ty12A1IlVkqv^
zt{Wq)aDulFE#_=<xNpmO7?%0kmZWM#yqk^0rFC#O$<JI$F_p!5(U~C!2o<da&XGnh
zgegV#AVQLdFx&(^e>vbnM<LpDKQP_Pc36TsFRL$SqofmRkR-Uhf*B~Git+Ouz(HZ>
zlC5~jRWPlF5=?DdcOwuf8Y?NZ*LIk+W2wxAbj#w1Kc>Py9_n7a#o2Do%T`fvbU+nm
zgVwLC=Pg1^F<OcB8=l=|?=QD{>7y}~oj+`{h<)I!9$IE$_*hnML8cp<<|N`P3&edc
zFfl3&XTIDjbW~`bYz){d=Q|;2QX;N)<@&8T;W!f9WP37$bVUg{Fcwssc384oq+?@o
zcvYy`it#SgI3Gi>jpi1Yp@!{SA=vhUbV)tXk(8O@12G6qu8SeikHGSM)AmimPa#bt
zgS3X+jLcP;*o_uiS=a*2G#QmL+kB4&xEibe@fJ+#vX#IR#SME=kXku~6*ZL$O;zdF
zL8#@3KUp?iP(gH?`DaSuBJo;VLAKYUa%j=)q@TvEa0+b3QyQfAX6l$(UijKcH`aaf
z1=DFqUhv4Zb8gAVV7bXPWYUff#I0(f&e|ovdZs?II8@s_mpydAUD5o}YmmJM;Dvm6
zjKPn>@DFHoFf*~%v(&M1a{LD_{r^?`|HP)JB&Q`N!lr4cc0c$u#h>!&^jyC(?Rm^9
z0=Dj4dMXAIltOYk5->c#1|sxt$QmF5TtI;}IR(`eve1j17St*{Xr=Ql|KNF)7+4G=
zKjbX=f0XrKaq2NXSbtjhpxs8U!9u$WY;vnYC^cE8OJW%8Trsjj-+1^-YC1aV?I-V{
z;02W#*+N4S|HUG-CgwI?tcvp*)-o@``&!6)f(kEO)}I7B<GKkKrumH7>ad=!F03!a
zYrb!s7qT1GrBDt?Ld6qZMefIvdC8xBO-yAunX-fA_{Z$ueG<<keiAj+!u@e@?S|@7
zAU-(t=tm*_Uk3MoXV&A^0krU(^*VY&pT!9?J&15h1=J-Pa5)q^@%T;k7daCd&4~uO
zU8Hgwl!$Pa7}_})#`lK>1@jEyMStRETMZ&9H}r@QuM75e>ce+g8pXZ|5!ek!Zh4st
zH~?S>>*e+}#zxL9KHx#^g^8TJuvDG(X+9ndkR3vO#_O_eZ|w{T+s>63Ouh#v{ko@k
zyQ{&QX^o<1D24^Fz`pITfI1vZ>8jAUcKpJ-7DLW)CXkg;(b}OPj`qQ=6_8^l9+)bG
zenwc_%x2U*oDbAPl|Z=<@E|m2#LQN2z<PK9SFV4_B=?~Z(;MpmMThh2+KeVyVKjq|
z^D*61<MP#m%#cAD>+r7r@#&8$Zo_dFi};w$x<1G??Z2VoU-bI#;PWpCwuH>bM8>_Z
zL+3BS541Zgu&6ES$4dwa9@3W=-&i|rsN})2rbRN@eKqkChZZDS8P3YO@8*4X(G2@&
zScWLM`}0Ht8MeyWgJpJepSBJ5afBSjx(nR@^5+l^v|=U-1iy~4sop*pMq6)oMW(aQ
zD5d=!#9IH&W!)<KE~L#5g*Vz$F1Y;bLyvn~Hz(xHhu7T$_~<5ko~lhA>jQ83cAvGe
zw+3e(ZV2r`Q$R>)Gv^jv-=YNdPFU6bZKDC89UoWvIXv*x@Cshr^e-wZV4ymMPNuMV
zU?n89@vz3+qUx!+VvVD8Y~M5kkT=lrmYxME6k$gM4ilgqUi=_Lg;uSo>!4vK4EKhx
zXUH>NOQD0DG6%=dh!ilO#ACrpSfS7yOIsk@Go=E55o{Dx4>A22d7`ts$PwWDx|6zs
z#W2LoF?6qCseCZcR*4USZSo~Q8}ly&8|@jQ1QDo2<xW!(#sPBMbCHdpJ+mooAeSQY
zQw!0+FM{nhbq92Ih~X|8Is(d5?_^SDRM%8Q>a&+MgI?*M+z==M200ju_;WJWkbvZ}
zQ43$(<m6$$RkS_co-ASd6VE5#EED!1mmm%<v&Q6(^=m+NDc*LV4ZZe*{k7~BBe;cZ
zQA}d@j^^F`-O_haA)RWy05jO(SmtbtGv@E(6d9wG0SNWsA`P|+6))AP(C^t}8y9L)
z;#+cFRUZsHvwdxIl_Sxpt1`Qf^vDZ|rU~!7ow3q^>ZYoG$7B5t$rplM*5<Ch(6AuM
z0&a#zaRL$Q=@-M!RIw>xw^p;jfu!+GEdqlLBTF1S3yf1>+%!)q1STA@mQ0))%oHOq
zom@)uKb1a#5gAK-608fEisw%<>!|RfZ6O~&S0lSqO*I^Xb(Rj#zB4zop(Qsw6m5#?
zT`{_oR^zH9IbcSXk1&#|R!Pbn)E;LU;lzhAhKMF+@>scTBA>tDZEg&IBN9}YZg>_;
zFG9=LsjI{P9QF>#8PZSc$;s0VE$~96kn7yT{Cy~$8<)6GU9#nYxNsY5gOgiR8PB}y
zOFZPu@eX|S?Zn}V142xZyI)5xh-^S45KC$?ugeamu_xaQK;#6zfM{0ItAS`M<kLBv
za&#-R1N_J0xDDF`G$r_9C~R~2mO)M|uCQ;-lP_QMfl%zS@Ma4SXu`czD+=C-z#nCa
z6r0wy;5uQwf&K_~d>W)4$&bmS{iFOpfc;Nd>%T>_O^T0*4hN1>l8^sFw8j5~XlMNs
z(JoPk;HUg>O|>6Ho9#b#P5(RDwqB=&_KNQIAE(7lVK!^-G6KRhJb}+;`R4za=bNYQ
zh`-PTEj9%r^zK!-zmZ9;8jGfYKfTLV*x|gt00$}tZ-lrjEM&U7pu}$Bp`&EioldR4
zU1o-luVYfhRDPL7rJyGm2^+=5StCvEg|1#UqBGoqq?lKNbSAjB!xBs`Cq4T_)+VTQ
zD;22M{krah2|MKVZf$?I?dY)|g7-JN&7y`#`#*HMpArxdwcvUq&xu!Q1Dfw+(UbXP
zRu#ae9qnIq8$RNLZWoERS<&}p%|n=!#hzg_98(_KY7tL^>A}l0<}uTaDf@A%>U=~2
zXr8@Q75(Vo1hcT(3@B{i4Rq)&rcO=5a4cE$QNUq)nDa)#u4kVa;N=311MIV~paH7;
z@?+<|lL^?yd<KNg+eGyCY`YT);Cb5Ac-Ny>ZcPAWDs4RpVzwa_%eS%%h}2{h#67y^
z#C$Cft6s*5I@So{wS4>r!zg7-ULiC((M-m&*?VEQLL(oq#72b7_>kGBwoC|bZ!H7N
zkR*vWCF+AeVwkFn{>e-$KGJ;$H1)NrFEmnTeK?#R(jmDIB9v~)7z97=8&eFQHGzl1
zL}<|<UXEp+@Vdtrwq1It5d0T`%$G=pVzRH3jq!rIN5Y#PPvomHSL?FF<)mvLoCEev
z^lU*TY`_SC*>KO!v8HQRiP>ovZK2fEOJh-nBU@z`MH(gv&SG(%W<=svzs%_qm#ANu
z5KxS%BD(+q{>a1r5O=o^Vt_m(eD$2QD@y!9SjM5*I6BFk0*Y@GaHVR65h`Bgvf^xd
zYI^0-RL$oFgX^J_3xOuKWf}A9rY7}DY}RS<$_f@TSHLU+tQ`_fY>|vfb_7x^oTH1_
zH`(>?_Rfkmc23UFTOAcF++HxNahcX;u#im$rqWHwlr3|q%hBL)VpE9Q^3MBZusWtK
z;=4Xb-X?kg&IZ7Z=G*A;nG)BJ)|^4Dq4aC?&0dLJR66nGqXIx0+oa%=oOU)~p@?7m
zaL<lNeFDP4h<Lt}N^x&;(hQkLWUX%-ix1v4@ML*7MKo9Ld%5}m{?UnyRIqfR00RI>
zq5=Tme85uQM$g`m#@$WdhRU6Vik_CnR?ps%R>#)N+JV~D>QA${L8<H39~n5_oQ&$4
zAK9P*y<y0qo)YRv;O3qPGN`?bwc?V2auTl(TF_Hd(IK_SWZ?C~^$aG?%Uzx8-PMiT
z<yL7n;d$1c7sqR5s@8QKuGpt?u0C#+76;aHh7k|NsxS}w1=~>#5$iF7&MAk3(^1M^
z<fvDBd){VmXO0}>59O;TnwT%5Kd5QOW`l~cxlP^TDjx;3HukSQtV+Aj!|9oHZne@b
zo7~b%_T;<RwrnzB9)?%4IJutO+nTm0Lta)|ma1tdS!Iw?(AOr=8O=8D812IHqM|a0
zrGUMyi}w%(G8AglavC1U1KiddzFFy~POiKhnR#vz3wMiQWtQBydF1NXPtAYta7)DF
z-&H^v<Ds>(YU7ec>STl3uV*gM4YmaNjG5CoaLi<(JEGjf$ZdgVl!2#__d}z2{DEd^
zrB)A{fPa$uQ)T^oa_7;Bb556+Atm`&4Tu6mpg^Q6wl{7r!6fg}n$x+Xcmz5AQ27Nq
zKH1)Y(4VMo{kfL48ihD5c#FAv)*+?YiCwU#1N{15D`E}B4iKQsit369B`~XNAibj@
z1`)U8p2_8%qY*~qn+jT1*rv#ni5J*^_C|fBNUGM{Y-~SW_Qq3bmwzR1D<Lg36vEnI
zDMM%%eZ>rNw91u!E0u%~^WmNC!%tUfF60+@1i~aI$!|5}ihK7Bh731_#lSlCl~EVa
z5WE{%k%a@m<WUI8e~?A{wb5RTx9VPpLT+=1KUrs_PQ82@9$cKhaM_ptC=0hxVcA=E
zsDxmsu?ud*VX31dZ|D6L*3$|srFA8+N?3<hk~t7^-vZ%FG!;zpIe5~biazzD`X^#6
z{-B%ntHL#QthiBcSv~#7iP4)bf2HyadF53&a;b@&yun3(!tpX(BL!gQoEI{u?{r33
zA6u6qr?IBuXFwU#*Qx3%QfBVDcVgHHPbt!1O{Ay^Lu76~U+r`wZfW;%Mt_Jo0ckAw
zW8lO-r8I@Vgz4A#&LaVv3n_?WvUUK`-JBbXQviji;N}Gb0by_XhOWT8^74kD;T8u2
zy?^fd>0r(}Grc>`L-IxOwTC;T+FKF^?3RscP)2%R?&7tFr@81cvD<4WXI<XYp3`>v
zpd3eeoGBV-<mmPQPAC|Y=F3YDcS^Mne<co3Zq7PB0Na=EN4KDXi`?OdJOH2Cs2~NI
z02q9OzFhH&P63)8-@pbY0s-yh4s*~FT)}<5cLno~-S-Rls1}R{gLUr!LSXaxRSUli
zcWevS>>HpR0c7W;DG00DBaq{QTg4==5Afxs0|=rqMy-eMV^6NVDIl2FmY>Zx*PYyH
z4tRxXE6SbR?L&atIMu%#K!^<h`$7df5#zgFzVD%R)9nq%+4lV(LcdjGLDd5|006ZD
z007KC^D=*NJO9eTTxhM^ud^b0HFbX)Ov$QT8)##bmX9ydALZCz-5|d?@9(G~jc-be
z6NMEUbnf!T`gn1WphBWx&#om=Qfp|+(8&;AfgLHrd=AbM#qFZZ94@5E()Du>zW1@P
zHvHC9#dh`k+j)`D+yn%d2};n<2}pvoBL{m<En(@sxP{KU<><*PoY~jzmpn8ghH)tC
zfFvAazGH5ef<_^J6ByJkF6si4?Wydj9eEnj{iHinG?Smc4Buk*CWzH0E7~a|baFB`
zwzqjyA_v2AUedgPq$Vo%`W>zZ@sEZTOsSmfbX#vPK9^*D*8w`!bN7}UN%X?^W2pyS
zdLF!+y${3=T$gFu<SC+}kD12PokuzuxmmbVV1d|!UgN0NOwSG-hKhurrKO;qCBBO>
zO4KJAZ2~3ri0r+|_`XyN-q{kl8{qM1MT^-|zCNmZZ3%wlKcme-2ZhXJ(O=sDj(S!e
zqKgs;H?vrKwPsaY!WT#js&`1j5`A{`Wh7*T{T5(rO>7r)>291-@?w;JL_PxfI>MNY
zL)*ck+GZcOF2VAF-NeAr;BIAta#nEEmo-dNw}-g1J|%-PK$?23CgM)nk2wTQ1fB#O
z6pRv^sQj4OHY-VrCPQsGr|O&{bbHf){BtG1iW=ey-~p{I7dTbjt<6qTtx){VBkWJO
zRH0kZS>@v#vsE<tyFG|_AZY$+pWJ4oOV$gz+2?#K58bSV^is??OF+0aOBk0%Ci7;d
zwMA6ma+qb+S|+aEJ#dlnEfn@loPE5UY}@?WGjjZb3aw{tm8EcE!lgb4FT=Oo*hX^}
z5=q5)rZq#Eo+bBvt(CHs(;nqPWw0jlCRn|*Sp@7xA~zRt{s-e6dWgmKpR<+x(P#;>
z8qM18=v8h;_)?0e-}0|7Jm8i+$xG^6qeqFPr*r8&t~&wZ>*bMZZ&Q<5z0>)ntV?2K
z<tnGOQ&^Z5#p1Qh#_~*5jRwXN-be=TyUsF6Rb#K+_$*7F_&_P3iefp~_uS%Tj)mSD
zWFEg!@pyr#ShPu8R%D#g5-dqMq3by*giM5BgQ>RJcfDAS0`?C&tHiyM(6`O)Fgq$&
z-_1+yi?-<KlkrRqBj$iS799V$@JV#brG<@Mo%2^J6EbY0CP;mLS<6$<l9E6t@dM$m
zcrrIgz@}DdVhMX+24xHuk%i1$1XT{}pFP2SH;6;JB+u1jvG<VA_Ad+j+}~~bFktag
z=byrAdsL~H2MX1I-@TLwthbw1nKx&n>S|Ab2s2iI4uSYSB!gIb1=O~|ng3OSb%8Rz
z!ry3*Fs7z35+kg$x|g(7OPx@h69+ZJaTN>|kKcc=Bd)X6#7A+(<<0tLwaXo@|4;@C
zH+466V`Nv-vMN(gclD~79W0XeN^?c;dF^~-Z}K67N~<~dDAlHj8Zb$zNaEU1X(BsF
za3BOjrssfNqihCrEI#X@=*Tb{JH-JLKD&>GQUX+wD&IIabu=BOlu3Wmm)++gdre(`
zYoZjyX#FY7ZH4JDZ<Fq$5FO5N7`+XVl^VJe4UW&@OAKTm)p5p{NAT^Oj$P+xzMk!E
zqNq_GGQ~9~-@mfMd1`m?B}(HJI-mNDO^i&I9COOl&`q^lPoK-#3=L@VVk<7zx{n71
zD1LtRa4&^~d{_B0wcQlA5LCh=!z*t(1TNOwiyCha29vOm8$w0+rs2B6tb>AKJB)Eg
z{b)JU(ln*Mo*i0CH+3Njg^VlSF?x>2>DZ4-_F$HRe`EnJ7;e2|a;qzFcd)}SFj*J%
zCZe4ITh6^dE<pYaTrL9S;7^x=37Ymze!DF!1%_&H=Q1F|eZ^~%W?0O<B}c^zhdFJv
z3{Lqcfh<6_{lok2lZDwc&2X+LBIZ)062ohZxp2y%XQL2+E(`-mPmPaEHJ~gQ1%hwe
z6C*i*RdWV3t}3go6uIhg9jO(uGIbXtIH1r@8satfC!ZSBo_^;VbX?VAL|3mxl)#)N
zqRnxN(HWQ0>N=9r>M`cW=>f1Mm3SHBQwjrWrUjLF3CDA+QVh7qFsW3l{s=B*Gqo;H
zK)%uoH*sj4PnPoQJ3q<UJxB4vM1PoC;oaVxzQM<R^7a54qu2RaFS2gb8tP>rSz$mJ
zq@L9B)ry_|*x>W-x(VBZTc>!=DC0CHo4M1QV%`+Qyvz#u_B&{e2&u@<t{+`Aa=kW7
zbR;~?aWe~aBSQ4CUzA<pQ_b*4t;W|OR(Vgnd@PY6QW11>g3q%+So@+^dNQ)nlF;^s
z`Fd4pxu5k)qihA?EF%dzL%f3RzfItZOflMigFXNkunHt_*ERTj!gZeVak3+&p~LhP
zOx9b(KUArZifChe8=-*t>=tAnn8)0Qz*R#RegEar);Hb|yj<BJ4LH(5^(U-sw(X8^
zXg(C1a1uA}w!o5^g5wTUaTan`k+aZIUv5576O$~a0i%eO|4h0rf#W5QrQ&R>E<Vs=
zEYrA&ZaasFtWZe7-_Bm6`-I9|cC1Mo*9$CiFG>(fKOu(&(ez~nT|~9U0}4yYk(&7M
zl%!^pD<(G_R>X>M<(C|Ky_ZyfJ!wD~XTAt#@9l?(f2}&<`dbA=^l_XpZ8YtIFl#;-
z^HAJYzc5M`6fu43PUsgi;QhbTiKXUj>&~q|MDp>R5bfW~wp@CAz1_$3e&}}Q;;4BM
zKDF^nxOSCQ0m<3jQYm<KB+J05w~#1ub_Zg5^bwCgmu(_#MAx6dy%53B_*-cdu*R<e
zqFm_=`e=3+#wG-2=`u}Fn&1BqVjoHx(#HMLi0YS*Vf|~X&c9viPef3hO=I|*3eo@G
zKK8?>GRL8aRr4j#dR_bcu<*jEzo9F=_-Yp9_irQF<>v33sW_s7qF~o-c8&?7U`MY3
z=P~sPA8+`ql;+p#;s^M3fHk!{04q7N{>|vXp`2~>3c{!S!=Q;-KXlJ$EF8TiTJz8|
z#M<Y-sqw2>YN~=`kMk3!KRNs7#yH)x4>Jw~X>YEP6Ef))1VwTajA8UYK=`<s_?K35
z9)G*kpN<#^5{9JhuLgF1XOYZR$CND{y8c9MjtG$?pIZ>}kNKnJir_|=$k{($c3+~S
z^}L3XB@qw~yK<>*RPf7i{@xZ1|1V+@{m=C#BLAW9NA~*Cvw-WHci?5mwhO}kl^<4x
zfO@{w_hDBOA9gkJYm6ylJ`C<JRev?OUlspsa36U1=)*tDJM?iTYMNBtFlsH}eF!k?
zK+?8Y1H}^{d#`ZV^W~Y7sQn+_=R*55x&$f6tD{02k(PqoZ}xm!+SGIXEXAeFG67jY
z3)o~?Aw9(zbEeygdoS}Sw?Gy2gi;wRIpG>ur(PhD3-&1&?nVMZkVC90KT@m;i95qF
zm48|{L>J7!=>g^7W~$ZY@jI;a!c)REW0Ip5bD*a;ppz@paG?8ZuZJHq>U4$$52)Cv
z440#&+xP&o6eYJU#~@FcQ>k00+ytm8W$wPqhX2$>HA-f$)|<#zxPvo)6IB<KRJROO
z8vf1<KF3^o&%Vp+{Xs8}WZSYn{m8lnI`Cfq#ql62u}s}1e$m*F8o8&5^w<cgWFfpv
z(l30iE{^jjj`a-@(>K2e-ZK-b8i!8)K$ld$6lcBnv+D!k7fx)kSG}aAkyJwjjD>Kx
z@GOA>Rg_#u2?&fGPDp|6$^5_{kHruMerlhd5FWE+du9U!8C!U`UHSA0x}Y|{Q$G%a
z@jTfKuq;PacP(GQzGYm&lOoC<M+aGZM!fBV#pq-0yL`pkKG^!Mn=&%wCt3bR9Qb@0
zKL@}kLc?TtJQFp~@Jj4@&DBO2Ye1USH!ta3B4v{#%l{Tq6n5W52bpsfFwuF3MG$v*
zWHFiBtE%ZmII)(;Cx)Z2B1B{VUJ>%`&LI8Sf}Un-m(DL^7t^^LIps%}qL}Ue(f)h<
zG@onxZH`uO_Ep?Gpxe_K3u2LVjXE1+l(jtTd0}CVw7nxCq?q$jg3&j^t*t`J^31jf
zPnefh0*Vv)WW=1z!vx4@Gf91(yz+IQIJmGQlATx(v|gRF9F5tddII56d$7eesOQUQ
zl^P-3Ek2mSA{R2PgbYajm9V5A_oMF?NQB<vsJ&J-{zjWT^88QLBz&pQqfz@WPAt)7
zX>-A16Gw}FtRaUcV;DKiCOQWhGhwUAY>Lzgt{(oK9RoWg;trhL2vJWH`B(nItja!t
zXi#WDAnOUt+fkhz5!7x$?cex=t;+`@0ya<p$WWn^_WOcN-F2<*qPD*|DuVj`c&W7;
zlDi}7{Q6blE77e2TLK_P-o0D9tJ+on<0{>7Ry7=a&$FEr=MP(SD3_<)H3zsSL6vhn
z(uIX3J|E~rig(BXz#*A#!>P)PEjB(?<hjM8_{Zl~JVy_1(mhg`Iskd2UR%3}nluy+
zG3Ds+6EP!jbp-BN;m!P95DuY&#iKcE>rqq*XKu>iiY#$vj7iGfIYcv~d2J5604=Pp
z{R7ww#(JPs@-N4^#W`;?24F+Bx{B?(ggUYl)3mmC<k*?yV1%!vja14sRNN3LO|Obt
z72gGm$VW+Bo4ziR<RP2ceQm4TB=D}>gXeTfz{Z@jURagjpPV~HsJ3>#4%I4mWi0$u
zvLNytS4n*nM~oB`t?*q0-2n0ZJLS?IT6@(d1@rtu$eir%W@%%_@!gMo0#z9mZnA=u
z#+2zY_y+UqXejW#<089F%t3qZVzsy^l~a2U;PU$}4Z`P#c9Dk6cBQ77Lc;nYCMl+R
zq0q*$M9-nkK|c50=<MF2a0!CJB08x-jdp4h2|Apsd8Y<9ZIp{+%x*n6v<!Ef!pMgo
zBg!gR?$w#|8Sb&<VpOoVZz3RAW1+8mq;E{YM{D#TBs8$+G<im0K03T6<^t1?Yw(t(
z$0?965LtjlfR5q`i%Zm|x*0QdkzW)`neWd#<NaY!I?Ho;iee%O?`hQMH@c4b3O*Wc
z<<+2cmgM^6Mc&s7h_ubrefE&8S(~Zfh5~0^Sb2qfVK543D_9JbKC~sv8w7FI@(|aL
z(LH6jS3L>0D`&X3Bh30d_>5RAal=q~En|;y@Z-DBAJdY{stp?sumAur82|uSf0i(?
zwKsAwa{SjB0}F-q5yZF5ACO5rMm9>HJ1x&Ei8T08bEB-t;-ORC=ns5Z&eRRsX)Q;7
zzN`~qaS6w#i8v%|GAYUW?Fc-jWoI*3NlnY}@N7{x@R+z{Je#|1(66~mWKdPBu-qLS
z?Jp6sd97QRWxSr;8n>xZnG9DRloh@G(Drzn_mo<4sh>ReF0iWd$=Q@{uJ(RcpTB*d
z|43hSx3&?FpHKl*u!yvyH633Scf){E+9<mWR}MexcX?XsR9kDT>Hj>jc7J+kVbW=C
z*t7sNZd&!VGQ4wg;A!VFKWKV42>}a*%UH!$leyY~+X}F_(&=^|{9y@p47#uIUV+_~
zVn`b*`Ym##)yMg=hsBpui_^FFrNF7}&9oC}m@PNcmVaXx%va)vudBh4;jxkJCe9=d
z4DTKYWakLnbms_0{QSr(EBiZB$my4xPeKK@tc2ExfMcUQ-6OOW+$4b#S^hHN{h0cy
zZCguDS^#A`sIn*`*2Zy2QH<XS>{WNtaljA+Z>;YnwKI>&rG5APwJK7Q7n|nbq(}VD
z(00*T@CJZ43~R`(F|pYSoOy+Z&};<hKx;KI+}Dq<gHdH?k+VAbMNDYkDx#!2*R5Py
zk03wRf-cZQkBdRF*^8SAL&Pz@WhH?4`5N`JpW}NHOY$=i&7Fp3Jn%piz;w|p>NDVv
z*Kp`gD4W#XyBK0!c>y+Bp;SuAPmQHT1o21J;tSy`ju4z~snPBRG_!ad^VQz5c09L0
zlgH*4O~$uVK~zI($nmqe>DO)vTmgNl3v^$_u%Y}fP^RZ<g(zaDp$T0_a||hTlj6?p
zr2UBtIRV3Fm26|xOp5HvzDh1P&Xzm~_XriBKbB3T^pH<Pd{+x09QK3=)5}%?olzy-
z)uoler+GwFb_|Pc5C9Lz6HstSM$bHZea>O9YI(tj2j{3+!E(2b=Ns&nxiVHS%Wiz|
z9E}n=ha<cZ(dNsv?|P&R902|rRrsz88kv$sFUrOjwld3U<|Z%<mktcX^NH{cv=x`o
z`0bd0jS24oEI{)c+>g*`mYlJY{``asiEwg*E={ftD827|_9%zS&@>xz@D{ilG=aK(
zqqeLN^`===B{`_|Sa_kX$6Ce!86Z!Yd79|xh5+D@SiS|4V7jC?dbq$Ldbl@$7#d8R
zJ*Y(7lF;0egxr$A+>%V(l+fIigxr+C+>}h*meAamgxr?E+?Gt-?C743vEPqzuV>}<
z3pDyeR^%-lu~ul;xZ)a7Z5QgznkR;A=A%N*X`>fbS^4$%!Tq8Ln3&y9E$?Gjj`3<{
z6$}chr-X6BqPRa{c`-3BjGFH7%jOw~*3cvQLvB_m9P48s<DNdW>VkrNK7fWqC*mSc
z<(p*pq8<@WU`I0o!ei{gCSpEaZ0)(6wTwT^H^dcns1XW_bT^~s7fzr?BLd<}$%v#z
z%OZJb(+rFxmZKI2^(SS)`1ls?Bt^q35Q~e5_sboT68`v>D;a4$%Wp6?#D}o&k<*c0
z0B%(y85tbmo!i$9W5+Oe->8`1&kvFV=$*v`5C3c_r!ISn+^TAe3t^AM7Yh`Oh{5Eq
z$;yn$FCZJQQaCi}NubVTQW%^|+`PcV#+y5V)FU^A<(r3yshmZOmQLd9D*)<G2&R!Z
zQkwEjUjrFRED0#u-Ii8CNY+~Qp-eLtj!+MFsPrz6c%sr>k9q_wo*B$w;rZi%Gv!WZ
zv~NIS*#UH?o~5G>5^C8%pQP!9Vvlqq<moF@j{JN53TLQ*gJ99cJ#|SPp~UilqF)T<
z6pocU`OzZb2;=^G+BvzUwcwALe2#*mGEme+S)DJ=dO6H-mI}%@mr$Wc4i>hDln73a
z`_!my#jrLmk$tE1u9wtFj+-{IEvj$<P$UaZ_-n+iUmTYuVG%6rsVC_n9CVR20hv>e
z+);qsY5t90-h$O%t7yfw5@Xnls8gll3frP^7Xby#oW7=<e!8k%5oO1=T@VPEJ;~3L
zE13ro01_)&2Pem-P2?}oE{X^QjTdZ2AY|7ijq{Tgu~An5CUQ3ti;F!rmk<XN$Oi%s
z7X<r!&;f`}-aFeHdko;;59TlUq15lC3CH?w4FQBRfFfM%3&8GR0=Yoo(vG;`jx|DL
z?C|nt37=6Ui%^)z<HQ#iO54z_=JNd&6$?v&QOxBVq{G6AqKJveMTLYy#bxt|1s9!6
z6QEHF^Yi(MN@W%D9`F?@snZQhaWTNj6}1CF(X^4DfnqXQYp?jP5_{fav%Y-en#E|7
z4s|+DA1upkJG5%<{ZuQGDRo&)wo4P{pnM<0HZU%QbZ^7f3Yo=POrpFRFt<UvZm>i$
z_5CBo>W{ZlY=6l(u^UOu>NkwZGn6M|$`d?~#OgWyGUBn3#z&UpvgFF~#gNonw<h_z
zE=zCV=XcBFI9B7hK(Dbl^ls=ill<{kgejPa#mu|mFtn&Vf-!|xBAVzs=xf(gW9(Gd
zbe%$D6zQ~bM_t|8LIpsmfeD>F1j_HkIdbv=b2Q|5@NoBzWvxJ~sg$_1!7Clus@b@G
zJMoSFF40_kn!)7YL4I+cb<Dxu48P8tbTqgvXQeXdlc5*T1F2SwLDN37QELniS%+Ym
ze#>`L2`*zD=AhZ9hdoR0?VKUW<5}I$d;+JsNS+5V2{xWBd^7M<1(UJ{BbkvI2l&c@
zF$3$?YDpUzO)A<pB*5`$m8_kqh*pM><O0>?H7Tp5({b<ik-q@lLs+NO3MoPf+hgl_
z2){O98fOy;XYDIrhR~YPB!;FaoF)RXP3F*r%<h3=zdxC743^}OTf&z$^9T`3WG?nm
zsolkpq7*P`MqD79W6c9>=!Yh=TjD&>nvP*4ko}9cB>>~YwhAlE4hl!0R3+egD~vG`
zy4HKJQMX{jw6)O>5j<z9S#Y>8n&+%29B(n)_v^o9Mhd4130G4g!OHmN?R)#aEyA)2
zT%1_78{Cll*A>+Cf=cw0f(J0H6*+c9wLz~Rk4Y9)_JT44$=>^5fC79MLZ_|8@a2CW
zrv>Pt>GKVm1W0_;2?hl4MgZL-%;gBP6c(E-(N%4x$B<V|adY0^+(L60>S@2$is6l$
zw2QF1vFzMl6ppoZdnHKb<r!*(m}e|PJj4yM07n+MYIulFJkwD9Mw>UZR3v^^I!T2J
zMQ;qXyu-oRb8$vreg^vhqFFs2M|)mZ#bPqzz0SI4T{;d*;_Y1+xnv|#znzSoJG5bn
zuG~&hV9+eAPa+&H&VeEz#=O`<h}LS8=fnDRnS))3Xk6t)R-9N^v63dC9Zp8nN}k$!
z3nJP2Horq)eOnk_;~jVLw1%xk9jnc2?7v+ahBSlu<I;b-GdglW+G-$&7nsTFlX}3u
z*9z$)(VKTzW>^M2U}dk3K=axgLE0t`G;3Gl=NWl1Hy5bRQKG@*qr((R=z-`GG=?h6
zu!>wI)8|lRo4VuBtx8$O&@LlEM4LpH3he4j>k_DosGm*CyH?XWf}h<AaNF>UjN4>!
z=O`~=8hn<hl_OqHj?$p%J0)~AO__66hQR9Qv3pB}w>0__)9evCPUIB2<L5Z-j@^Ll
z_l{msuh;#PJ2o%B3fd8eeZ~=olHP;ADw91)3J&Kq;my_e^K0ys^KEtG8=|*A{WckG
zB?~T(8;2wia+&E0)kI;>`^?zvaY2w4D=zvCwyv^Vk{vkElY0z6Qa{G<3Q|XK%gh*-
zh2jPRJpIQD#OlCcPferEPjL(od2<<_QG^v2jFzWHWc)!r_=$Tj$jdWd0RC092I<#U
zI?|{|vtzdRhf!Aa;cSkuTf=@FcUiKqPp;AgVL$2_!h+uxg5}Hy)lzK|=AHnLi_~mK
z7u(0ERMv5(mrt-Yuj-)Mj+>`9$DDw=JD=&hLozy;2Yv!Cem;?CD~@rvb>j;0=mT)*
z3Us0H$<XfSQon!nJrA#HlW3D~o}=-gIkRteK~Gdd*ko5A$>GlCv)!Q*@cAqq{{s(6
zoND7ziLSy^Aywj7B0x;u-3k+RHD`;5_8RQaVhd{e(avly_GH+Q*6wy~Cpm<~B)cde
zx@=Tb@uU~`Sy)4#6|(veCsyTC0iDifmGu|Y`nC~fTj2m{k6cC?{ZKft&o<XSlM2di
zwArJW{JpI)u!TDtv%SGVqK<vf!8S4>L73QXC!(C}JFflBCH=xh{Zol~tk|~7=kEf;
z7e8LCAI#|9EQGDAS!j~^7H+{NIk(~PNZACb0s!#Lp9KtSeYgc>=SDv6vlHHW1%Zp>
zuOi^52_p-9BcaRc@?QBN&CRv3U7ZY;rQLS$lso@42dL*hbJEkxSCYc~jntw73Z%$!
z-G1iep7|ycc9e*j%J#FPyM+szhxjmGNx#<PuuP(-4n8zdNU0IL5CZ4}upj*lUy00B
z*O%tQvn6Q<E}4;T>5_i0uRibe?8dd%IkKZ$<HLEelI3-d91`0$h~lLo{Ptv7mjysY
zpB(?s1Xi40H0#uh32PW+S+sIAPd}aB?66j-NJC|M+THJ>O8>1IxqREM@qa(k;BNab
z&cABP{l~YpPqL(*xF5WT>%+(X=_{CGIF22&^KA?If5L?$iTCU63m@-#UCDQ5KXq!7
zEBhjsT1%^W>)99X;oht*>1C%KdR6}ZB!MY1O|j0RDo^4AoJCVuwyx-z<WZ&w45n47
zWr|KL^Gk2k+@0|H=&N7+nT=I@e>B(3{D0Ig*R|dze$kT!2A|wNs2DD6XZm#f!lh)J
zJN?SbB?=8X@BCSLwqoC(Ju@cW{KUp}GFoWe^6aX`8j;JdM;uyw>b&jhJ+@f^R!5%f
z=&Wb#b!j?%>GP!-T2=bbe_y_{dar-(<qKbrfB8^Q^HTktWv<k$z`FYH28-KMSFBkq
zUp?``!hZ=i1rJ)n|DNbvbfV{O9P>rDbtaFw?&sXw{|~tRg^@{wSp>Ki53(tAho_VC
zbS4G{GY$p@E}$p~02e+pY-t3siYtp#Qqw@)SC~H7W>OAShJU8%3=F@ySQvOfN`U~R
zZ%N~RplK<opyj&phI$$08R$CiwK^(Hlwx2=YiD2p&b5O9M5j>}LT7wZiXL$3IJ)M&
z#_jj_K44(jAj^T`+$D`Hz^$zX#pdyud6~eiF6jC~=2yCi0lj!z7}c9g8vg>fM8fr9
zIJV)1%oox73=Hd}I2eHad?d&E=OOgPrx)blw-Z(G5?>~`onXBf_L_f_P-seGW(a$!
z#lVYV@2^mVUcHPG%$Ql%W~LVo+^Sm#+y#poGrM=N!mY&?xGf8IPcJiLWXRiX3mnTp
zfF+FqCt2Zf8ed+NSWu8!q?eRgf*#DMTZ|zlK;o8%ft}P1$LNNm?(9W2{1b_WV@X)3
zyJ?XPzs-ox<;Xh#&>f7rhZNaNOJ+i5qV6a~HyL%?8nVd>>?E0tkx@`LnjxEff+UlX
zR>Gn?9(DH&vK3+6sE$Xh`NzAL2HgVGEi1?tIPs8f0hYvqx<v%p0%KnM7T`-RsJkMN
zO`XO^*i`gA66k?~x(plH^kyNFO~*(!sLQ62O*a%K)pR^b2Xz@JvNb2f*a<BPMGq0w
z)n3Sk=}BWT48HaY-5k_GU}SURwXv9k7!nTfW@Q5@mjuEd;Cgd;D|QAw1_L9v(h$=?
rUpMoxvaI~d;L5x*k37#LgS@1Q2xpIo<V+)1ix7)QW8dr)6Hi+J&1<Fl
literal 0
HcmV?d00001
--
GitLab